Group ssh

ssh (Secure and Safe Hardware)

LTCI, Telecom Paris

Themes: digital trust

The team’s research themes are on the architecture and methods required to design effective embedded systems with strong constraints such as security and reliability.
Part of the group is associated with the ICE department of IP Paris

Contact person: Jean Luc Danger, https://www.telecom-paris.fr/jean-luc-danger?l=en

Web site: https://www.telecom-paris.fr/en/research/laboratories/information-processing-and-communication-laboratory-ltci/research-teams/secure-safe-hardware

Journal articles

2024

ref_biblio: Md Toufiq Hasan Anik, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. On the Resiliency of Protected Masked S-Boxes Against Template Attack in the Presence of Temperature and Aging Misalignments. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2024, pp.1-14. ⟨10.1109/TVLSI.2024.3374257⟩. ⟨hal-04518483⟩
Accès au bibtex

ref_biblio: Wei Cheng, Jingdian Ming, Sylvain Guilley, Jean-Luc Danger. Statistical Higher-Order Correlation Attacks Against Code-Based Masking. IEEE Transactions on Computers, 2024, 73 (10), pp.2364-2377. ⟨10.1109/TC.2024.3424208⟩. ⟨hal-04811295⟩
Accès au bibtex

ref_biblio: Loïc France, Florent Bruguier, David Novo, Maria Mushtaq, Pascal Benoit. Reducing the Silicon Area Overhead of Counter-Based Rowhammer Mitigations. IEEE Computer Architecture Letters, 2024, IEEE Computer Architecture Letters, 23 (1), pp.61-64. ⟨10.1109/LCA.2023.3328824⟩. ⟨lirmm-04420368⟩
Accès au texte intégral et bibtex

ref_biblio: Vanthanh Khuat, Jean-Max Dutertre, Jean-Luc Danger. Software countermeasures against the multiple instructions skip fault model. Microelectronics Reliability, 2024, 155, pp.115370. ⟨10.1016/j.microrel.2024.115370⟩. ⟨hal-04583562⟩
Accès au texte intégral et bibtex

ref_biblio: Matheus Minelli de Carvalho, Luiz Henrique Laurini, Emmanuel Atukpor, Lirida Naviner, Rodrigo Possamai Bastos. Impact of Scaling Up the Sensor Sampling Frequency on the Reliability of Edge Processing Systems in Tolerating Soft Errors Caused by Neutrons. IEEE Sensors Letters, 2024, 8 (9), pp.Article Sequence Number: 7004304. ⟨10.1109/LSENS.2024.3435677⟩. ⟨hal-04681009⟩
Accès au bibtex

ref_biblio: Minh Tien Nguyen, Chadi Jabbour, Karim Ben Kalaia, Hanh-Phuc Le, Ngoc Nguyen, et al.. A Highly Flexible Passive/Active Discrete-Time Delta-Sigma Receiver. Electronics, 2024, 13 (7), pp.1295. ⟨10.3390/electronics13071295⟩. ⟨hal-04667057⟩
Accès au bibtex

2023

ref_biblio: Md Toufiq Hasan Anik, Jean-Luc Danger, Omar Diankha, Mohammad Ebrahimabadi, Christoph Frisch, et al.. Testing and reliability enhancement of security primitives: Methodology and experimental validation. Microelectronics Reliability, 2023, 147, pp.115055. ⟨10.1016/j.microrel.2023.115055⟩. ⟨hal-04260803⟩
Accès au texte intégral et bibtex

ref_biblio: Arthur Beckers, Sylvain Guilley, Philippe Maurine, Colin O'Flynn, Stjepan Picek. (Adversarial) Electromagnetic Disturbance in the Industry. IEEE Transactions on Computers, 2023, 72 (2), pp.414-422. ⟨10.1109/TC.2022.3224373⟩. ⟨hal-03874307⟩
Accès au texte intégral et bibtex

ref_biblio: Hao Cai, Yaoru Hou, Mengdi Zhang, Bo Liu, Lirida Naviner. Dependable STT-MRAM With Emerging Approximation and Speculation Paradigms. IEEE Design & Test, 2023, 40 (3), pp.17-25. ⟨10.1109/MDAT.2021.3120330⟩. ⟨hal-04420922⟩
Accès au bibtex

ref_biblio: Hervé Chabanne, Vincent Despiegel, Stéphane Gentric, Linda Guiga. Dynamic Autoencoders Against Adversarial Attacks. Procedia Computer Science, 2023, 220, pp.782-787. ⟨10.1016/j.procs.2023.03.104⟩. ⟨hal-04271007⟩
Accès au bibtex

ref_biblio: Mohammad Ebrahimabadi, Suhee Sanjana Mehjabin, Raphael Viera, Sylvain Guilley, Jean-Luc Danger, et al.. Delfines: Detecting Laser Fault Injection Attacks Via Digital Sensors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2023, pp.1-1. ⟨10.1109/TCAD.2023.3322623⟩. ⟨hal-04260842⟩
Accès au texte intégral et bibtex

ref_biblio: Felipe Lisboa Malaquias, Mihail Asavoae, Florian Brandner. A formal framework to design and prove trustworthy memory controllers. Real-Time Systems, 2023, 59 (4), pp.664-704. ⟨10.1007/s11241-023-09411-3⟩. ⟨hal-04337937⟩
Accès au bibtex

2022

ref_biblio: Maxime Ayrault, Ulrich Kühne, Etienne Borde. Finding Optimal Moving Target Defense Strategies: A Resilience Booster for Connected Cars. Information, 2022, 13 (5), pp.242. ⟨10.3390/info13050242⟩. ⟨hal-03670106⟩
Accès au bibtex

ref_biblio: Julien Béguinot, Wei Cheng, Sylvain Guilley, Olivier Rioul. Side-Channel Expectation-Maximization Attacks. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, 2022 (4), pp.774-799. ⟨10.46586/tches.v2022.i4.774-799⟩. ⟨hal-03718805⟩
Accès au texte intégral et bibtex

ref_biblio: Hao Cai, Zhongjian Bian, Zhonghua Fan, Bo Liu, Lirida Naviner. Commodity Bit-Cell Sponsored MRAM Interaction Design for Binary Neural Network. IEEE Transactions on Electron Devices, 2022, 69 (4), pp.1721-1726. ⟨10.1109/TED.2021.3134588⟩. ⟨hal-04420910⟩
Accès au bibtex

ref_biblio: Wei Cheng, Sylvain Guilley, Jean-Luc Danger. Information Leakage in Code-based Masking: A Systematic Evaluation by Higher-Order Attacks. IEEE Transactions on Information Forensics and Security, In press, 17, pp.1624-1638. ⟨10.1109/TIFS.2022.3167914⟩. ⟨hal-03633061⟩
Accès au texte intégral et bibtex

ref_biblio: David Freitas, César Marcon, Jarbas Silveira, Lirida Naviner, João Mota. A survey on two-dimensional Error Correction Codes applied to fault-tolerant systems. Microelectronics Reliability, 2022, 139, pp.114826. ⟨10.1016/j.microrel.2022.114826⟩. ⟨hal-04420908⟩
Accès au bibtex

ref_biblio: David C.C. Freitas, César Marcon, Jarbas A.N. Silveira, Lirida A.B. Naviner, João C.M. Mota. New decoding techniques for modified product code used in critical applications. Microelectronics Reliability, 2022, 128, pp.114444. ⟨10.1016/j.microrel.2021.114444⟩. ⟨hal-04420912⟩
Accès au bibtex

ref_biblio: David Freitas, Jarbas Silveira, César Marcon, Lirida Naviner, João Mota. OPCoSA: an Optimized Product Code for space applications. Integration, the VLSI Journal, 2022, 84, pp.131-141. ⟨10.1016/j.vlsi.2022.02.005⟩. ⟨hal-04420909⟩
Accès au bibtex

ref_biblio: Trevor Kroeger, Wei Cheng, Sylvain Guilley, Jean-Luc Danger, Naghmeh Karimi. Assessment and Mitigation of Power Side-Channel-Based Cross-PUF Attacks on Arbiter-PUFs and Their Derivatives. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2022, 30 (2), pp.187-200. ⟨10.1109/TVLSI.2021.3129141⟩. ⟨hal-04261091⟩
Accès au bibtex

ref_biblio: Trevor Kroeger, Wei Cheng, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Cross-PUF Attacks: Targeting FPGA Implementation of Arbiter-PUFs. Journal of Electronic Testing: : Theory and Applications, 2022, 38 (3), pp.261-277. ⟨10.1007/s10836-022-06012-z⟩. ⟨hal-04261062⟩
Accès au bibtex

ref_biblio: Bo Liu, Mingyue Liu, Yongliang Zhou, Xiaofeng Hong, Hao Cai, et al.. Writing-only in-MRAM computing paradigm for ultra-low power applications. Microprocessors and Microsystems: Embedded Hardware Design , 2022, 90, pp.104449. ⟨10.1016/j.micpro.2022.104449⟩. ⟨hal-04420915⟩
Accès au bibtex

ref_biblio: Maria Mushtaq, Muhammad Muneeb Yousaf, Muhammad Khurram Bhatti, Vianney Lapotre, Gogniat Guy. The Kingsguard OS-level mitigation against cache side-channel attacks using runtime detection. Annals of Telecommunications - annales des télécommunications, 2022, 77, pp.731-747. ⟨10.1007/s12243-021-00906-3⟩. ⟨hal-03545078⟩
Accès au texte intégral et bibtex

ref_biblio: Lars Tebelmann, Jean-Luc Danger, Michael Pehl. Interleaved Challenge Loop PUF: A Highly Side-Channel Protected Oscillator-Based PUF. IEEE Transactions on Circuits and Systems I: Regular Papers, 2022, 69 (12), pp.5121-5134. ⟨10.1109/TCSI.2022.3208325⟩. ⟨hal-04260907⟩
Accès au texte intégral et bibtex

ref_biblio: Qianmei Wu, Wei Cheng, Sylvain Guilley, Fan Zhang, Wei Fu. On Efficient and Secure Code-based Masking: A Pragmatic Evaluation. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2022, pp.192-222. ⟨10.46586/tches.v2022.i3.192-222⟩. ⟨hal-03783747⟩
Accès au bibtex

ref_biblio: Yu-Ang Wu, Xinshu Xie, Xinfang Tong, Yantong Di, Lirida Naviner, et al.. Tunnel Magnetoresistance Based Passive Resistance Replacement in Hybrid MTJ-CMOS Integration. IEEE Transactions on Nanotechnology, 2022, 21, pp.638-647. ⟨10.1109/TNANO.2022.3216778⟩. ⟨hal-04420913⟩
Accès au bibtex

2021

ref_biblio: Md Toufiq Hasan Anik, Mohammad Ebrahimabadi, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Reducing Aging Impacts in Digital Sensors via Run-Time Calibration. Journal of Electronic Testing: : Theory and Applications, 2021, 37 (5-6), pp.653-673. ⟨10.1007/s10836-021-05976-8⟩. ⟨hal-04262872⟩
Accès au bibtex

ref_biblio: Zhongjian Bian, Xiaofeng Hong, Yanan Guo, Lirida Naviner, Wei Ge, et al.. Investigation of PVT-Aware STT-MRAM Sensing Circuits for Low-VDD Scenario. Micromachines, 2021, 12 (5), pp.551. ⟨10.3390/mi12050551⟩. ⟨hal-04420923⟩
Accès au bibtex

ref_biblio: Hao Cai, Bo Liu, Juntong Chen, Lirida Naviner, Yongliang Zhou, et al.. A survey of in-spin transfer torque MRAM computing. Science China Information Sciences, 2021, 64 (6), pp.160402. ⟨10.1007/s11432-021-3220-0⟩. ⟨hal-04420919⟩
Accès au bibtex

ref_biblio: Hao Cai, Juntong Chen, Yongliang Zhou, Xiaofeng Hong, Bo Liu, et al.. Sparse Realization in Unreliable Spin-Transfer-Torque RAM for Convolutional Neural Network. IEEE Transactions on Magnetics, 2021, 57 (2), pp.1-5. ⟨10.1109/TMAG.2020.3015146⟩. ⟨hal-04420916⟩
Accès au bibtex

ref_biblio: Hao Cai, Menglin Han, Yongliang Zhou, Bo Liu, Lirida Naviner. Triple Sensing Current Margin for Maintainable MRAM Yield at Sub-100% Tunnel Magnetoresistance Ratio. IEEE Transactions on Magnetics, 2021, 57 (2), pp.1-5. ⟨10.1109/TMAG.2020.3011614⟩. ⟨hal-04420918⟩
Accès au bibtex

ref_biblio: Claude Carlet, Sylvain Guilley, Sihem Mesnager. Structural Attack (and Repair) of Diffused-Input-Blocked-Output White-Box Cryptography. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021, pp.57-87. ⟨10.46586/tches.v2021.i4.57-87⟩. ⟨hal-03966512⟩
Accès au bibtex

ref_biblio: Claude Carlet, Eloi de Chérisey, Sylvain Guilley, Selçuk Kavut, Deng Tang. Intrinsic Resiliency of S-boxes Against Side-Channel Attacks -Best And Worst Scenarios. IEEE Transactions on Information Forensics and Security, 2021, 16, pp.203-218. ⟨10.1109/TIFS.2020.3006399⟩. ⟨hal-02915674⟩
Accès au texte intégral et bibtex

ref_biblio: Hervé Chabanne, Jean‐luc Danger, Linda Guiga, Ulrich Kühne. Side channel attacks for architecture extraction of neural networks. CAAI Transactions on Intelligent Technologies, 2021, 6 (1), pp.3-16. ⟨10.1049/cit2.12026⟩. ⟨hal-03203607⟩
Accès au bibtex

ref_biblio: Wei Cheng, Sylvain Guilley, Jean-Luc Danger. Categorizing all linear codes of IPM over ${\mathbb {F}}_{2^{8}}$. Cryptography and Communications - Discrete Structures, Boolean Functions and Sequences , 2021, ⟨10.1007/s12095-021-00483-1⟩. ⟨hal-03212573⟩
Accès au bibtex

ref_biblio: Wei Cheng, Sylvain Guilley, Claude Carlet, Sihem Mesnager, Jean-Luc Danger. Optimizing Inner Product Masking Scheme by a Coding Theory Approach. IEEE Transactions on Information Forensics and Security, 2021, 16, pp.220-235. ⟨10.1109/TIFS.2020.3009609⟩. ⟨hal-03966523⟩
Accès au bibtex

ref_biblio: Wei Cheng, Sylvain Guilley, Claude Carlet, Jean-Luc Danger, Sihem Mesnager. Information Leakages in Code-based Masking: A Unified Quantification Approach. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2021, pp.465-495. ⟨10.46586/tches.v2021.i3.465-495⟩. ⟨hal-03299035⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Farzad Niknia, Sylvain Guilley, Naghmeh Karimi. Aging Effects on Template Attacks Launched on Dual-Rail Protected Chips. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2021, 41 (5), pp.1276 - 1289. ⟨10.1109/TCAD.2021.3088803⟩. ⟨hal-03366273⟩
Accès au bibtex

ref_biblio: Jean-Max Dutertre, Alexandre Menu, Olivier Potin, Jean-Baptiste Rigaud, Jean-Luc Danger. Experimental Analysis of the Electromagnetic Instruction Skip Fault Model and Consequences for Software Countermeasures. Microelectronics Reliability, 2021. ⟨hal-03360628⟩
Accès au texte intégral et bibtex

ref_biblio: Francisco Veirano, Pablo Castro Lisboa, Pablo Pérez-Nicoli, Lirida Naviner, Fernando Silveira. Analysis of stepwise charging limits and its implementation for efficiency improvement in switched capacitor DC–DC converters. Analog Integrated Circuits and Signal Processing, 2021, 109 (2), pp.271-282. ⟨10.1007/s10470-021-01810-5⟩. ⟨hal-04420921⟩
Accès au bibtex

2020

ref_biblio: Md Toufiq Hasan Anik, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Detecting Failures and Attacks via Digital Sensors. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2020, pp.1-1. ⟨10.1109/TCAD.2020.3020921⟩. ⟨hal-03138855⟩
Accès au bibtex

ref_biblio: Nilson Maciel, Elaine Marques, Lirida Naviner, Yongliang Zhou, Hao Cai. Magnetic Tunnel Junction Applications. Sensors, 2020, 20 (1), pp.121. ⟨10.3390/s20010121⟩. ⟨hal-02941339⟩
Accès au texte intégral et bibtex

ref_biblio: Maamar Ouladj, Nadia El Mrabet, Sylvain Guilley, Philippe Guillot, Gilles Millérioux. On the power of template attacks in highly multivariate context. Journal of Cryptographic Engineering, 2020, 10 (4), pp.337-354. ⟨10.1007/s13389-020-00239-2⟩. ⟨hal-02935162⟩
Accès au texte intégral et bibtex

ref_biblio: Maamar Ouladj, Sylvain Guilley, Philippe Guillot, Farid Mokrane. Spectral Approach to Process the (Multivariate) High-Order Template Attack against Any Masking Scheme. Journal of Cryptographic Engineering, 2020. ⟨hal-03059619⟩
Accès au texte intégral et bibtex

ref_biblio: Thomas Perianin, Sebastien Carré, Victor Dyseryn, Adrien Facon, Sylvain Guilley. End-to-end automated cache-timing attack driven by machine learning. Journal of Cryptographic Engineering, 2020, 11 (2), pp.135-146. ⟨10.1007/s13389-020-00228-5⟩. ⟨hal-04691579⟩
Accès au texte intégral et bibtex

ref_biblio: Alexander Schaub, Olivier Rioul, Jean-Luc Danger, Sylvain Guilley, Joseph J. Boutros. Challenge Codes for Physically Unclonable Functions with Gaussian Delays: A Maximum Entropy Problem. Advances in Mathematics of Communications, 2020, Special Issue: Latin American Week on Coding and Information, 14 (3), pp.491-505. ⟨hal-02300795⟩
Accès au texte intégral et bibtex

ref_biblio: Rei Ueno, Naofumi Homma, Sumio Morioka, Noriyuki Miura, Kohei Matsuda, et al.. High Throughput/Gate AES Hardware Architectures Based on Datapath Compression. IEEE Transactions on Computers, 2020, 69 (4), pp.534-548. ⟨10.1109/TC.2019.2957355⟩. ⟨hal-02517649⟩
Accès au bibtex

ref_biblio: Ville Yli-Mayry, Rei Ueno, Noriyuki Miura, Makoto Nagata, Shivam Bhasin, et al.. Diffusional Side-channel Leakage from Unrolled Lightweight Block Ciphers: A Case Study of Power Analysis on PRINCE. IEEE Transactions on Information Forensics and Security, 2020, pp.1-1. ⟨10.1109/TIFS.2020.3033441⟩. ⟨hal-02977542⟩
Accès au bibtex

ref_biblio: Y. Zhou, H. Cai, M. Zhang, L.A.B. Naviner, J. Yang. A novel BIST for monitoring aging/temperature by self-triggered scheme to improve the reliability of STT-MRAM. Microelectronics Reliability, 2020, 114, pp.113735. ⟨10.1016/j.microrel.2020.113735⟩. ⟨hal-03493058⟩
Accès au texte intégral et bibtex

2019

ref_biblio: Fábio Batagin Armelin, Lirida Naviner, Roberto D’amore. Soft-Error Vulnerability Estimation Approach Based on the SET Susceptibility of Each Gate. Electronics, 2019, 8 (7), pp.749. ⟨10.3390/electronics8070749⟩. ⟨hal-02941341⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Xinning Liu, Weiwei Shan, et al.. Addressing Failure and Aging Degradation in MRAM/MeRAM-on-FDSOI Integration. IEEE Transactions on Circuits and Systems I: Regular Papers, 2019, 66 (1), pp.239-250. ⟨10.1109/TCSI.2018.2854277⟩. ⟨hal-02942486⟩
Accès au bibtex

ref_biblio: Claude Carlet, Abderrahman Daif, Sylvain Guilley, Cédric Tavernier. Polynomial direct sum masking to protect against both SCA and FIA. Journal of Cryptographic Engineering, 2019, 9 (3), pp.303-312. ⟨10.1007/s13389-018-0194-9⟩. ⟨hal-03966897⟩
Accès au bibtex

ref_biblio: Sébastien Carré, Matthieu Desjardins, Adrien Facon, Sylvain Guilley. Exhaustive single bit fault analysis. A use case against Mbedtls and OpenSSL’s protection on ARM and Intel CPU. Microprocessors and Microsystems: Embedded Hardware Design , 2019, 71, pp.102860 -. ⟨10.1016/j.micpro.2019.102860⟩. ⟨hal-03487204⟩
Accès au texte intégral et bibtex

ref_biblio: Elaine Crespo Marques, Nilson Maciel, Lirida Naviner, Hao Cai, Jun Yang. A Review of Sparse Recovery Algorithms. IEEE Access, 2019, 7, pp.1300-1322. ⟨10.1109/ACCESS.2018.2886471⟩. ⟨hal-02942487⟩
Accès au texte intégral et bibtex

ref_biblio: Eloi de Chérisey, Sylvain Guilley, Olivier Rioul, Pablo Piantanida. Best information is most successful: Mutual information and success rate in side-channel analysis. IACR Transactions on Cryptographic Hardware and Embedded Systems, 2019, 2019 (2), pp.49-79. ⟨10.13154/tches.v2019.i2.49-79⟩. ⟨hal-02287971⟩
Accès au texte intégral et bibtex

ref_biblio: Nilson Maciel, Elaine Crespo Marques, Lirida Naviner, Hao Cai, Jun Yang. Voltage-Controlled Magnetic Anisotropy MeRAM Bit-Cell over Event Transient Effects. Journal of Low Power Electronics Applications, 2019, 9 (2), pp.1-14. ⟨10.3390/jlpea9020015⟩. ⟨hal-02288058⟩
Accès au bibtex

ref_biblio: N. Maciel, E. C. Marques, L. A.B. Naviner, H. Cai, J. Yang. Reliability analysis of NAND-like spintronic memory. Microelectronics Reliability, 2019, 100-101, pp.113332. ⟨10.1016/j.microrel.2019.06.024⟩. ⟨hal-02941340⟩
Accès au texte intégral et bibtex

ref_biblio: Francisco Veirano, Lirida Naviner, Fernando Silveira. Optimal Asymmetrical Back Plane Biasing for Energy Efficient Digital Circuits in 28 nm UTBB FD-SOI. Integration, the VLSI Journal, 2019, 65, pp.211-218. ⟨10.1016/j.vlsi.2017.08.008⟩. ⟨hal-02287634⟩
Accès au bibtex

2018

ref_biblio: Debapriya Basu Roy, Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Wei He, et al.. The Conflicted Usage of RLUTs for Security-Critical Applications on FPGA. Journal of Hardware and Systems Security, 2018, ⟨10.1007/s41635-018-0035-4⟩. ⟨hal-02288011⟩
Accès au bibtex

ref_biblio: Julien Bringer, Hervé Chabanne, Daniel Le Métayer, Roch Lescuyer. Biometric Systems Private by Design: Reasoning about privacy properties of biometric system architectures. Transactions on Data Privacy, 2018, 11 (2), pp.111-137. ⟨hal-01939841⟩
Accès au texte intégral et bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Jun Yang, Weisheng Zhao. Exploring Hybrid STT-MTJ/CMOS Energy Solution in Near-/Sub-Threshold Regime for IoT Applications. IEEE Transactions on Magnetics, 2018, 54 (2), pp.1-9. ⟨10.1109/TMAG.2017.2766220⟩. ⟨hal-04420926⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Exploring Hybrid STT-MTJ/CMOS Energy Solution in Near/Sub-Threshold Regime. IEEE Transactions on Magnetics, 2018, 54 (2), pp.1-9. ⟨hal-02287861⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Youssef El Housni, Adrien Facon, Cheikh T. Gueye, Sylvain Guilley, et al.. On the Performance and Security of Multiplication in GF(2N). Cryptography, 2018, ⟨10.3390/cryptography2030025⟩. ⟨hal-02288010⟩
Accès au bibtex

ref_biblio: Naghmeh Karimi, Jean-Luc Danger, Sylvain Guilley. Impact of Aging on the Reliability of Delay PUFs. Journal of Electronic Testing: : Theory and Applications, 2018, 34 (5), pp.571-586. ⟨10.1007/s10836-018-5745-6⟩. ⟨hal-02287976⟩
Accès au bibtex

ref_biblio: Nilson Maciel, Elaine Crespo Marques, Lirida Naviner, Hao Cai. Single-event transient effects on dynamic comparator in 28nm FDSOI CMOS technology. Microelectronics Reliability, 2018, 88-90, pp.965-968. ⟨hal-02287982⟩
Accès au bibtex

ref_biblio: Ming Tang, Pengbo Wang, Xiaoqi Ma, Wenjie Chang, Huanguo Zhang, et al.. An Efficient SCA Leakage Model Construction Method Under Predictable Evaluation. IEEE-TIFS, 2018, ⟨10.1109/TIFS.2018.2837644⟩. ⟨hal-02288012⟩
Accès au bibtex

ref_biblio: Chien-Yi Wang, Shirin Saeedi Bidokhti, Michèle Wigger. Improved Converses and Gap-Results for Coded Caching,. IEEE Transactions on Information Theory, 2018, 64 (3), pp.1957-1976. ⟨hal-02287708⟩
Accès au bibtex

2017

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Robust Ultra-Low Power Non-Volatile Logic-in-Memory Circuits in FD-SOI Technology. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017, 64 (4), pp.847-857. ⟨hal-02287638⟩
Accès au bibtex

ref_biblio: Hao Cai, Wang Kang, You Wang, Lirida Naviner, Jun Yang, et al.. High Performance MRAM with Spin-Transfer-Torque and Voltage-Controlled Magnetic Anisotropy Effects. Applied Sciences, 2017, 7 (9), pp.1-13. ⟨10.3390/app7090929⟩. ⟨hal-02287690⟩
Accès au texte intégral et bibtex

ref_biblio: Margaux Dugardin, Sylvain Guilley, Martin Moreau, Zakaria Najm, Pablo Rauzy. Using modular extension to provably protect Edwards curves against fault attacks. Journal of Cryptographic Engineering, 2017, vol. 7, nb. 4. ⟨hal-03236725⟩
Accès au bibtex

ref_biblio: Xuan-Thuy Ngo, Jean-Luc Danger, Sylvain Guilley, Tarik Graba, Yves Mathieu, et al.. Cryptographically Secure Shield for Security IPs Protection. IEEE Transactions on Computers, 2017, 66 (2), ⟨10.1109/TC.2016.2584041⟩. ⟨hal-02287686⟩
Accès au texte intégral et bibtex

ref_biblio: Mariem Slimani, Karim Benkalaia, Lirida Naviner. Analysis of Ageing effects on ARTIX7 XILINX FPGA (article) Author. Microelectronics Reliabilit Journal, 2017. ⟨hal-02287639⟩
Accès au bibtex

ref_biblio: Francisco Veirano, Lirida Naviner, Fernando Silveira. Optimum NMOS/PMOS Imbalance for Energy Efficient Digital Circuits. IEEE Transactions on Circuits and Systems I: Regular Papers, 2017. ⟨hal-02287635⟩
Accès au bibtex

ref_biblio: You Wang, Hao Cai, Lirida Naviner, Weisheng Zhao. A Non-Monte-Carlo Methodology for Variability Analysis of Magnetic Tunnel Junction-Based Circuits. IEEE Transactions on Magnetics, 2017, 53 (3), pp.1-6. ⟨10.1109/TMAG.2016.2638913⟩. ⟨hal-02287631⟩
Accès au bibtex

ref_biblio: Weisheng Zhao, You Wang, Lirida Naviner. Failure Analysis in Magnetic Tunnel Junction Nanopillar with Interfacial Perpendicular Magnetic Anisotropy. Materials Science Journal, 2017, 9 (41), pp.1-17. ⟨hal-02287641⟩
Accès au bibtex

2016

ref_biblio: Paulo Butzen, Mariem Slimani, You Wang, Hao Cai, Lirida Naviner. Reliable majority voter based on spin transfer torque magnetic tunnel junction device. IEEE Electronics Letters, 2016, 52 (1), pp.47-49. ⟨hal-02287642⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Breakdown Analysis of Magnetic Flip-flop With 28nm UTBB FDSOI Technology. IEEE Transactions on Device and Materials Reliability, 2016, 16 (3), pp.376-383. ⟨hal-02287471⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Low Power Magnetic Flip-Flop Optimization With FDSOI Technology Boost. IEEE Transactions on Magnetics, 2016, 52 (8), pp.1-7. ⟨hal-02287472⟩
Accès au bibtex

ref_biblio: Hao Cai, Kaikai Liu, Lirida Naviner, You Wang, Mariem Slimani, et al.. Efficient reliability evaluation methodologies for combinational circuits. Microelectronics Reliability, 2016, 64. ⟨hal-02287474⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Ph. Hoogvorst, Cédric Murdica, D. Naccache. Improving the Big Mac Attack on Elliptic Curve Cryptography. LNCS : The new codebreakers, 2016, 9100, pp.374-386. ⟨10.1007/978-3-662-49301-4_23⟩. ⟨hal-02287332⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Thibault Porteboeuf, Florian Praden, Michaël Timbert. Hardware-Enforced Protection Against Buffer Overflow Using Masked Program Counter. LNCS: the new codebreakers, 2016, 9100, pp.439-454. ⟨10.1007/978-3-662-49301-4_27⟩. ⟨hal-02287333⟩
Accès au bibtex

ref_biblio: Han Le Duc, D. M. Nguyen, Chadi Jabbour, Tarik Graba, Patricia Desgreys, et al.. All-Digital Calibration of Timing Skews for TIADCs Using The Polyphase Decomposition. IEEE Transactions on Circuits and Systems II: Express Briefs, 2016, 63 (1), pp.99-103. ⟨hal-01271601⟩
Accès au bibtex

ref_biblio: Xuan-Thuy Ngo, Zakaria Najm, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger. Method taking into account process dispersion to detect hardware Trojan Horse by side-channel analysis. JCEN, 2016, ⟨10.1007/s13389-016-0129-2⟩. ⟨hal-02287501⟩
Accès au bibtex

ref_biblio: Laurent Sauvage, Tarik Graba, Thibault Porteboeuf. Multi-Level Formal Analysis, A New Direction for Fault Injection Attack?. Journal of Cryptographic Engineering, 2016. ⟨hal-02287457⟩
Accès au bibtex

ref_biblio: Mariem Slimani, Lirida Naviner, You Wang, Hao Cai. Reliability analysis of hybrid spin transfer torque magnetic tunnel junction/CMOS majority voters. Microelectronics Reliability, 2016, C (64), pp.48-53. ⟨hal-02287469⟩
Accès au bibtex

2015

ref_biblio: Ting An, Kaikai Liu, Hao Cai, Lirida Naviner. Accurate Reliability Analysis of Concurrent Checking Circuits Employing An Efficient Analytical Method. Microelectronics Reliability, 2015, 55 (3-4), pp.696-703. ⟨hal-01122423⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Mariem Slimani, Hao Cai, Lirida Naviner. A dual-rail compact defect-tolerant multiplexer. Microelectronics Reliability, 2015, 55, pp.662-670. ⟨hal-01128326⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Wei He. Exploiting FPGA Block Memories for Protected Cryptographic Implementations. TRETS, 2015, ⟨10.1145/2629552⟩. ⟨hal-02287502⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Ultra wide voltage range consideration of reliability-aware STT magnetic flip-flop in 28nm FDSOI technology. Microelectronics Reliability, 2015. ⟨hal-02287224⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Weisheng Zhao, Lirida Naviner. Multiplexing Sense Amplifier Based Magnetic Flip Flop in 28nm FDSOI Technology. IEEE Transactions on Nanotechnology, 2015, 14 (4). ⟨hal-02287225⟩
Accès au bibtex

ref_biblio: Sho Endo, Yang Li, Naofumi Homma, Kazuo Sakiyama, Kazuo Ohta, et al.. A Silicon-Level Countermeasure Against Fault Sensitivity Analysis and Its Evaluation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2015, ⟨10.1109/TVLSI.2014.2339892⟩. ⟨hal-02287186⟩
Accès au bibtex

ref_biblio: Mariem Slimani, Arwa Ben Dhia, Lirida Naviner. A Novel Analytical Method for Defect Tolerance Assessment. Microelectronics Reliability, 2015, 55, pp.1285-1289. ⟨hal-01216729⟩
Accès au bibtex

2014

ref_biblio: Claude Carlet, Finley Freibert, Sylvain Guilley, Michael Kiermaier, Jon-Lark Kim, et al.. Higher-order CIS codes. IEEE Transactions on Information Theory, 2014, 60 (9), pp.5283-5295. ⟨10.1109/TIT.2014.2332468⟩. ⟨hal-02286948⟩
Accès au bibtex

ref_biblio: Claude Carlet, Jean-Luc Danger, Sylvain Guilley, Houssem Maghrebi. Leakage squeezing: Optimal implementation and security evaluation. Journal of Mathematical Cryptology, 2014, ⟨10.1515/jmc-2012-001⟩. ⟨hal-02287061⟩
Accès au bibtex

ref_biblio: Yeow Meng Chee, Zouha Cherif, Jean-Luc Danger, Sylvain Guilley, Han Mao Kiah, et al.. Multiply Constant-Weight Codes and the Reliability of Loop Physically Unclonable Functions. IEEE Transactions on Information Theory, 2014, ⟨10.1109/TIT.2014.2359207⟩. ⟨hal-02286947⟩
Accès au bibtex

ref_biblio: Christophe Clavier, Guillaume Duc, Jean-Luc Danger, Moulay Aziz Elaabid, Benoît Gérard, et al.. Practical Improvements of Side-Channel Attacks on AES: Feedback from the 2nd DPA Contest. Journal of Cryptographic Engineering, 2014, 4 (4), pp.259-274. ⟨10.1007/s13389-014-0075-9⟩. ⟨hal-02286726⟩
Accès au bibtex

ref_biblio: Houssem Maghrebi, Claude Carlet, Jean-Luc Danger, Sylvain Guilley, Emmanuel Prouff. Achieving side-channel high-order correlation immunity with leakage squeezing. JCEN, 2014, ⟨10.1007/s13389-013-0067-1⟩. ⟨hal-02286851⟩
Accès au bibtex

2013

ref_biblio: Arwa Ben Dhia, Samuel Nascimento Pagliarini, Lirida Naviner, Habib Mehrez, Philippe Matherat. A defect-tolerant area-efficient multiplexer for basic blocks in SRAM-based FPGAs. Microelectronics Reliability, 2013, pp.1189-1193. ⟨hal-01062109⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Claude Carlet, Sylvain Guilley. Theory of masking with codewords in hardware: low-weight $d$th-order correlation-immune Boolean functions. IACR eprint archive, 2013. ⟨hal-02286840⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Shivam Bhasin, Annelie Heuser, Jean-Luc Danger. From cryptography to hardware: analyzing and protecting embedded Xilinx BRAM for cryptographic applications. JCEN, 2013, ⟨10.1007/s13389-013-0048-4⟩. ⟨hal-02286503⟩
Accès au bibtex

ref_biblio: Yu-Ichi Hayashi, Naofumi Homma, Takaaki Mizuki, Takafumi Aoki, Hideaki Sone, et al.. Analysis of Electromagnetic Information Leakage from Cryptographic Devices with Different Physical Structures. IEEE Transactions on Electromagnetic Compatibility, 2013, 55 (3), pp.571-580. ⟨hal-02286819⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Arwa Ben Dhia, Lirida Naviner, J. F. Naviner. SNaP: a Novel Hybrid Method for Circuit Reliability Assessment Under Multiple Faults. Microelectronics Reliability, 2013, pp.1230-1234. ⟨hal-01062108⟩
Accès au bibtex

ref_biblio: Pablo Rauzy, Sylvain Guilley. A Formal Proof of Countermeasures Against Fault Injection Attacks on CRT-RSA. Journal of Cryptographic Engineering, 2013, pp.1-13. ⟨10.1007/s13389-013-0065-3⟩. ⟨hal-00863914v2⟩
Accès au texte intégral et bibtex

ref_biblio: Laurent Sauvage, Jean-Luc Danger, Sylvain Guilley, Naofumi Homma, Yu-Ichi Hayashi. Advanced Analysis of Faults Injected Through Conducted Intentional ElectroMagnetic Interferences. Transactions on Electromagnetic Compatibility, 2013. ⟨hal-02286327⟩
Accès au bibtex

2012

ref_biblio: Hao Cai, J. F. Naviner, H. Petit. A Hierarchical Reliability Simulation Methodology for AMS Integrated Circuits and Systems. Journal of Low Power Electronics, 2012, 8 (5). ⟨hal-02286422⟩
Accès au bibtex

ref_biblio: M. Abdelaziz Elaabid, Sylvain Guilley. Portability of templates. Journal of Cryptographic Engineering, 2012, 2 (1), pp.63-74. ⟨10.1007/s13389-012-0030-6⟩. ⟨hal-03998169⟩
Accès au texte intégral et bibtex

2011

ref_biblio: N. Selmane, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger. Security evaluation of application-specific integrated circuits and field programmable gate arrays against setup time violation attacks. Information Security, IET, 2011, 5 (4), pp.181-190. ⟨10.1049/iet-ifs.2010.0238⟩. ⟨hal-02286262⟩
Accès au bibtex

2010

ref_biblio: Sylvain Guilley, Laurent Sauvage, Florent Flament, Vinh-Nga Vong, Philippe Hoogvorst, et al.. Evaluation of Power Constant Dual-Rail Logics Countermeasures against DPA with Design Time Security Metrics. IEEE Transactions on Computers, 2010, 59 (9), pp.1250-1263. ⟨10.1109/TC.2010.104⟩. ⟨hal-02893100⟩
Accès au texte intégral et bibtex

2008

ref_biblio: Sylvain Guilley, Laurent Sauvage, Philippe Hoogvorst, Renaud Pacalet, Guido Marco Bertoni, et al.. Security Evaluation of WDDL and SecLib Countermeasures against Power Attacks. IEEE Transactions on Computers, 2008, 57 (11), pp.1482-1497. ⟨10.1109/TC.2008.109⟩. ⟨hal-02893103⟩
Accès au texte intégral et bibtex

2004

ref_biblio: Sylvain Guilley, Renaud Pacalet. SoC security: a war against side-channels. Annals of Telecommunications - annales des télécommunications, 2004. ⟨hal-02893115⟩
Accès au texte intégral et bibtex

1998

ref_biblio: Marc Célié, Martial Monteil, Hervé Pomarèdes, Laurent Sauvage, Laurent Vidal, et al.. Nîmes - Introduction. Archéologie de la France - Informations, 1998. ⟨halshs-04137071⟩
Accès au bibtex

Conference papers

2024

ref_biblio: Quentin Forcioli, Sumanta Chaudhuri, Jean-Luc Danger. TEE-Time: A Dynamic Cache Timing Analysis Tool for Trusted Execution Environments. 2024 25th International Symposium on Quality Electronic Design (ISQED), Apr 2024, San Francisco, California, United States. pp.1-8, ⟨10.1109/ISQED60706.2024.10528744⟩. ⟨hal-04704063⟩
Accès au bibtex

ref_biblio: Alberto Ibarrondo Luis, Ismet Kerenciler, Hervé Chabanne, Vincent Despiegel, Melek Önen. Monchi: Multi-scheme Optimization For Collaborative Homomorphic Identification. IH&MMSec 2024, 12th ACM Workshop on Information Hiding and Multimedia Security, ACM, Jun 2024, Baiona, Spain. ⟨10.1145/3658664.3659633⟩. ⟨hal-04562874⟩
Accès au texte intégral et bibtex

ref_biblio: Bogdana Kolić, Maria Mushtaq. Vulnerability Assessment for the Rowhammer Attack Using Hardware Performance Counters and Machine Learning. International Workshop on Security Proofs for Embedded Systems (PROOFS 2024), Sep 2024, Halifax, Canada. ⟨hal-04747670⟩
Accès au texte intégral et bibtex

ref_biblio: Matheus Minelli de Carvalho, Luiz Henrique Laurini, Emmanuel Atukpor, Lirida Naviner, Rodrigo Possamai Bastos. Impact of scaling up the sensor sampling frequency on the reliability of edge processing systems in tolerating soft errors caused by neutrons. IEEE Sensors Conference 2024, Oct 2024, Kobe, Japan. ⟨hal-04739776⟩
Accès au bibtex

ref_biblio: Roukoz Nabhan, Jean-Max Dutertre, Jean-Baptiste Rigaud, Jean-Luc Danger, Laurent Sauvage. EM Fault Injection-Induced Clock Glitches: From Mechanism Analysis to Novel Sensor Design. 30th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS) (2024), Jul 2024, Rennes, France. ⟨10.1109/IOLTS60994.2024.10616074⟩. ⟨hal-04665887⟩
Accès au texte intégral et bibtex

ref_biblio: Rodrigo Possamai Bastos, Luiz Henrique Laurini, Matheus Minelli de Carvalho, Lirida Naviner. Neutron radiation tests and assessment of edge computing systems. Invited talk presented in VII Workshop sobre os Efeitos das Radiações Ionizantes em Componentes e Circuitos Eletrônicos de Uso Aeroespacial (WERICE AEROESPACIAL 2024), Nov 2024, São José dos Campos, Brazil. ⟨hal-04739744⟩
Accès au bibtex

2023

ref_biblio: Natasha Alkhatib, Maria Mushtaq, Hadi Ghauch, Jean-Luc Danger. Here comes SAID: A SOME/IP Attention-based mechanism for Intrusion Detection. 2023 Fourteenth International Conference on Ubiquitous and Future Networks (ICUFN), Jul 2023, Paris, France. pp.462-467, ⟨10.1109/ICUFN57995.2023.10200508⟩. ⟨hal-04260371⟩
Accès au bibtex

ref_biblio: Md Toufiq Hasan Anik, Hasin Ishraq Reefat, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Aging-Induced Failure Prognosis via Digital Sensors. GLSVLSI '23: Great Lakes Symposium on VLSI 2023, Jun 2023, Knoxville TN USA, United States. pp.703-708, ⟨10.1145/3583781.3590204⟩. ⟨hal-04260871⟩
Accès au texte intégral et bibtex

ref_biblio: Javad Bahrami, Jean-Luc Danger, Mohammad Ebrahimabadi, Sylvain Guilley, Naghmeh Karimi. Challenges in Generating True Random Numbers Considering the Variety of Corners, Aging, and Intentional Attacks. 2023 International Conference on IC Design and Technology (ICICDT), Sep 2023, Tokyo, Japan. pp.10-15, ⟨10.1109/ICICDT59917.2023.10332319⟩. ⟨hal-04518482⟩
Accès au bibtex

ref_biblio: Javad Bahrami, Mohammad Ebrahimabadi, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Special Session: Security Verification & Testing for SR-Latch TRNGs. 2023 IEEE 41st VLSI Test Symposium (VTS), Apr 2023, San Diego, United States. pp.1-10, ⟨10.1109/VTS56346.2023.10140057⟩. ⟨hal-04260342⟩
Accès au texte intégral et bibtex

ref_biblio: Julien Béguinot, Wei Cheng, Jean-Luc Danger, Sylvain Guilley, Olivier Rioul, et al.. Reliability of ring oscillator PUFs with reduced helper data. 18th International Workshop on Security (IWSEC 2023), Aug 2023, Yokohama, Japan. ⟨hal-04136988⟩
Accès au texte intégral et bibtex

ref_biblio: Julien Béguinot, Wei Cheng, Sylvain Guilley, Yi Liu, Loïc Masure, et al.. Removing the Field Size Loss from Duc et al.’s Conjectured Bound for Masked Encodings. 14th International Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE 2023), Apr 2023, Munich, Germany. pp.86-104, ⟨10.1007/978-3-031-29497-6_5⟩. ⟨hal-04136982⟩
Accès au texte intégral et bibtex

ref_biblio: Julien Béguinot, Yi Liu, Olivier Rioul, Wei Cheng, Sylvain Guilley. Maximal leakage of masked implementations using Mrs. Gerber's lemma for min-entropy. IEEE International Symposium on Information Theory (ISIT 2023), IEEE, Jun 2023, Taipei, Taiwan. ⟨hal-04136987⟩
Accès au texte intégral et bibtex

ref_biblio: Dorian Bourgeoisat, Laurent Sauvage. A Genetic Algorithm for a Spectre Attack Agnostic to Branch Predictors. Seventh Workshop on Computer Architecture Research with RISC-V (CARRV 2023), Jun 2023, Orlanda (Florida), United States. ⟨hal-04210397⟩
Accès au texte intégral et bibtex

ref_biblio: Quentin Forcioli, Jean-Luc Danger, Sumanta Chaudhuri. A gem5 based Platform for Micro-Architectural Security Analysis. HASP '23: Hardware and Architectural Support for Security and Privacy 2023, Oct 2023, Toronto Canada, Canada. pp.91-99, ⟨10.1145/3623652.3623674⟩. ⟨hal-04276792⟩
Accès au bibtex

ref_biblio: Esther Goudet, Luis Peña Treviño, Lirida Naviner, Jean-Marc Daveau, Philippe Roche. Fast analysis of combinatorial netlists correctness rate based on binomial law and partitioning. 2023 IEEE 24th Latin American Test Symposium (LATS), Mar 2023, Veracruz, Mexico. pp.1-6, ⟨10.1109/lats58125.2023.10154491⟩. ⟨hal-04420927⟩
Accès au bibtex

ref_biblio: Esther Goudet, Lirida Naviner, Jean Marc Daveau, Philippe Roche. Fast and accurate estimation of correctness rate in combinatorial circuits based on clustering. IEEE Workshop on Silicon Errors in Logic – System Effects SELSE 2023, IEEE, Mar 2023, ONLINE, France. pp.1-6. ⟨hal-04458400⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Olivier Rioul. All you ever wanted to know about side-channel attacks and protections. 15e Forum International de la Cybersécurité (FIC 2023), Apr 2023, Lille, France. ⟨hal-04136983⟩
Accès au texte intégral et bibtex

ref_biblio: Yi Liu, Julien Béguinot, Wei Cheng, Sylvain Guilley, Loïc Masure, et al.. Improved alpha-information bounds for higher-order masked cryptographic implementations. IEEE Information Theory Workshop (ITW 2023), IEEE, Apr 2023, Saint Malo, France. ⟨hal-04136985⟩
Accès au texte intégral et bibtex

ref_biblio: Felipe Lisboa Malaquias, Mihail Asavoae, Florian Brandner. From the Standards to Silicon : Formally Proved Memory Controllers. NFM 2023 : NASA Formal Methods Symposium, NASA Formal Methods, May 2023, Houston (TX), United States. pp.295-311, ⟨10.1007/978-3-031-33170-1_18⟩. ⟨hal-04337961⟩
Accès au bibtex

ref_biblio: Roukoz Nabhan, Jean-Max Dutertre, Jean-Baptiste Rigaud, Jean-Luc Danger, Laurent Sauvage. Highlighting Two EM Fault Models While Analyzing a Digital Sensor Limitations. 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), Apr 2023, Antwerp, Belgium. pp.1-2, ⟨10.23919/DATE56975.2023.10137124⟩. ⟨hal-04260316⟩
Accès au texte intégral et bibtex

ref_biblio: Roukoz Nabhan, Jean-Max Dutertre, Jean-Baptiste Rigaud, Jean-Luc Danger, Laurent Sauvage. A Tale of Two Models: Discussing the Timing and Sampling EM Fault Injection Models. FDTC 2023 – Twentieth Workshop on Fault Diagnosis and Tolerance in Cryptography, Sep 2023, Prague, Czech Republic. ⟨hal-04210382⟩
Accès au texte intégral et bibtex

ref_biblio: Rémi Nahon, Van-Tam Nguyen, Enzo Tartaglione. Mining bias-target Alignment from Voronoi Cells. Proceedings of the IEEE/CVF International Conference on Computer Vision (ICCV), Oct 2023, Paris, France. ⟨hal-04347752⟩
Accès au bibtex

ref_biblio: Olivier Rioul, Julien Béguinot, Yi Liu, Wei Cheng, Sylvain Guilley. A generic information-theoretic framework for evaluating the side-channel security of masked implementations. 19th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2023), Jun 2023, Cantabria, Spain. ⟨hal-04136986⟩
Accès au bibtex

ref_biblio: Guillaume Soudais, Tarik Graba, Yves Mathieu, Sebastien Bigo. Jitter Compensation Mechanism for Dynamic Deterministic Networks. Optical Fiber Communication Conference (OFC) 2023, Mar 2023, San Diego California, United States. pp.Th3D.2, ⟨10.1364/OFC.2023.Th3D.2⟩. ⟨hal-04426205⟩
Accès au bibtex

ref_biblio: Arnaud Varillon, Laurent Sauvage, Jean-Luc Danger. High-Order Collision Attack Vulnerabilities in Montgomery Ladder Implementations of RSA. SPACE, Dec 2023, Roorkee, India, India. pp.139-161, ⟨10.1007/978-3-031-51583-5_9⟩. ⟨hal-04518479⟩
Accès au bibtex

ref_biblio: Yinghao Wang, Rémi Nahon, Enzo Tartaglione, Pavlo Mozharovskyi, Van-Tam Nguyen. Optimized preprocessing and Tiny ML for Attention State Classification. 2023 IEEE Statistical Signal Processing Workshop (SSP), Jul 2023, Hanoi, Vietnam. pp.695-699, ⟨10.1109/SSP53291.2023.10207930⟩. ⟨hal-04254122⟩
Accès au bibtex

2022

ref_biblio: Natasha Alkhatib, Maria Mushtaq, Hadi Ghauch, Jean-Luc Danger. Unsupervised Network Intrusion Detection System for AVTP in Automotive Ethernet Networks. 2022 IEEE Intelligent Vehicles Symposium (IV), Jun 2022, Aachen, Germany. pp.1731-1738, ⟨10.1109/IV51971.2022.9827285⟩. ⟨hal-03854412⟩
Accès au bibtex

ref_biblio: Natasha Alkhatib, Maria Mushtaq, Hadi Ghauch, Jean-Luc Danger. CAN-BERT do it? Controller Area Network Intrusion Detection System based on BERT Language Model. 2022 IEEE/ACS 19th International Conference on Computer Systems and Applications (AICCSA), Dec 2022, Abu Dhabi, United Arab Emirates. pp.1-8, ⟨10.1109/AICCSA56895.2022.10017800⟩. ⟨hal-04260887⟩
Accès au bibtex

ref_biblio: Javad Bahrami, Mohammad Ebrahimabadi, Sofiane Takarabt, Jean-Luc Danger, Sylvain Guilley, et al.. On the Practicality of Relying on Simulations in Different Abstraction Levels for Pre-silicon Side-Channel Analysis. 19th International Conference on Security and Cryptography, Jul 2022, Lisbon, Portugal. pp.661-668, ⟨10.5220/0011307600003283⟩. ⟨hal-04261109⟩
Accès au bibtex

ref_biblio: Javad Bahrami, Mohammad Ebrahimabadi, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Leakage Power Analysis in Different S-Box Masking Protection Schemes. 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2022, Antwerp, Belgium. pp.1263-1268, ⟨10.23919/DATE54114.2022.9774763⟩. ⟨hal-04261083⟩
Accès au bibtex

ref_biblio: Julien Béguinot, Wei Cheng, Sylvain Guilley, Olivier Rioul. Unprofiled expectation-maximization attack. 18th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2022), May 2022, Porquerolles, France. ⟨hal-03718705⟩
Accès au bibtex

ref_biblio: Julien Béguinot, Wei Cheng, Sylvain Guilley, Olivier Rioul. Be my guess: Guessing entropy vs. success rate for evaluating side-channel attacks of secure chips. 25th Euromicro Conference on Digital System Design (DSD 2022), Aug 2022, Maspalomas, Gran Canaria, Spain. ⟨hal-03718723⟩
Accès au texte intégral et bibtex

ref_biblio: Herve Chabanne, Vincent Despiegel, Linda Guiga. One Picture is Worth a Thousand Words: A New Wallet Recovery Process. GLOBECOM 2022 - 2022 IEEE Global Communications Conference, Dec 2022, Rio de Janeiro, Brazil. pp.1801-1806, ⟨10.1109/GLOBECOM48099.2022.10001064⟩. ⟨hal-04271013⟩
Accès au bibtex

ref_biblio: Wei Cheng, Olivier Rioul, Yi Liu, Julien Béguinot, Sylvain Guilley. Side-channel information leakage of code-based masked implementations. 17th Canadian Workshop on Information Theory (CWIT 2022), Jun 2022, Ottawa, Canada. ⟨10.1109/CWIT55308.2022.9817673⟩. ⟨hal-03718708⟩
Accès au texte intégral et bibtex

ref_biblio: Wei Cheng, Yi Liu, Sylvain Guilley, Olivier Rioul. Attacking masked cryptographic implementations: Information-theoretic bounds. 2022 IEEE International Symposium on Information Theory (ISIT 2022), Jun 2022, Espoo, Finland. ⟨hal-03718713⟩
Accès au texte intégral et bibtex

ref_biblio: Wei Cheng, Jean-Luc Danger, Sylvain Guilley, Fan Huang, Amina Bel Korchi, et al.. Cache-Timing Attack on the SEAL Homomorphic Encryption Library. 11th International Workshop on Security Proofs for Embedded Systems (PROOFS 2022), Sep 2022, Leuven, Belgium. ⟨hal-03780506⟩
Accès au texte intégral et bibtex

ref_biblio: Mohammad Ebrahimabadi, Suhee Sanjana Mehjabin, Raphael Viera, Sylvain Guilley, Jean-Luc Danger, et al.. Detecting Laser Fault Injection Attacks via Time-to-Digital Converter Sensors. 2022 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), Jun 2022, McLean, United States. pp.97-100, ⟨10.1109/HOST54066.2022.9840318⟩. ⟨hal-04261050⟩
Accès au bibtex

ref_biblio: Loïc France, Florent Bruguier, Maria Mushtaq, David Novo, Pascal Benoit. Modeling Rowhammer memory corruption in the gem5 simulator. THCon 2022 - Toulouse Hacking Conference, Apr 2022, Toulouse, France. ⟨lirmm-03817303⟩
Accès au texte intégral et bibtex

ref_biblio: Loïc France, Florent Bruguier, David Novo, Maria Mushtaq, Pascal Benoit. Reducing the Silicon Area Overhead of Counter-Based Rowhammer Mitigations. 18th CryptArchi Workshop, May 2022, Porquerolles, France. ⟨lirmm-03738883⟩
Accès au texte intégral et bibtex

ref_biblio: Daisuke Fujimoto, Youngwoo Kim, Yuichi Hayashi, Naofumi Homma, Masanori Hashimoto, et al.. SASIMI: Evaluation Board for EM Information Leakage from Large Scale Cryptographic Circuits. 2022 IEEE International Symposium on Electromagnetic Compatibility & Signal/Power Integrity (EMCSI), Aug 2022, Spokane, United States. pp.299-302, ⟨10.1109/EMCSI39492.2022.9889445⟩. ⟨hal-04260920⟩
Accès au bibtex

ref_biblio: Alberto Ibarrondo, Hervé Chabanne, Vincent Despiegel, Melek Önen. Colmade: Collaborative Masking in Auditable Decryption for BFV-based Homomorphic Encryption. IH&MMSec '22: ACM Workshop on Information Hiding and Multimedia Security, Jun 2022, Santa Barbara CA USA, United States. pp.129-139, ⟨10.1145/3531536.3532952⟩. ⟨hal-04271016⟩
Accès au bibtex

ref_biblio: Felipe Lisboa Malaquias, Mihail Asavoae, Florian Brandner. A Coq Framework for More Trustworthy DRAM Controllers. RTNS 2022: The 30th International Conference on Real-Time Networks and Systems, Jun 2022, Paris France, France. pp.140-150, ⟨10.1145/3534879.3534907⟩. ⟨hal-03702493⟩
Accès au bibtex

ref_biblio: Yi Liu, Wei Cheng, Sylvain Guilley, Olivier Rioul. Evaluation of side-channel attacks using alpha-information. 18th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2022), May 2022, Porquerolles, France. ⟨hal-03718701⟩
Accès au bibtex

ref_biblio: Etienne Tehrani, Tarik Graba, Abdelmalek Si Merabet, Jean-Luc Danger. RISC-V Extension for Lightweight Cryptography, Protection against SCA. Workshop on Practical Hardware Innovations in Security Implementation and Characterization (PHISIC 2022), May 2022, Gardanne, France. ⟨hal-03752972⟩
Accès au bibtex

ref_biblio: Xuecan Yang, Sumanta Chaudhuri, Laurence Likforman-Sulem, Lirida Naviner. Minconvnets: a New Class of Multiplication-Less Neural Networks. 2022 IEEE International Conference on Image Processing (ICIP), Oct 2022, Bordeaux, France. pp.881-885, ⟨10.1109/ICIP46576.2022.9897286⟩. ⟨hal-04297354⟩
Accès au bibtex

2021

ref_biblio: Natasha Alkhatib, Jean-Luc Danger, Hadi Ghauch. SOME/IP Intrusion Detection using Deep Learning-based Sequential Models in Automotive Ethernet Networks. IEEE IEMCON 2021, Oct 2021, Vancouver, Canada. ⟨hal-03372353⟩
Accès au texte intégral et bibtex

ref_biblio: Maxime Ayrault, Etienne Borde, Ulrich Kühne, Jean Leneutre. Moving Target Defense Strategy in Critical Embedded Systems: A Game-theoretic Approach. 2021 IEEE 26th Pacific Rim International Symposium on Dependable Computing (PRDC), Dec 2021, Perth, Australia. pp.27-36, ⟨10.1109/PRDC53464.2021.00014⟩. ⟨hal-03758375⟩
Accès au bibtex

ref_biblio: Nihel Benzaoui, Guillaume Soudais, Olivier Angot, Sebastien Bigo. DDX Add-On Card: Transforming Any Optical Legacy Network into a Deterministic Infrastructure. 2021 European Conference on Optical Communication (ECOC), Sep 2021, Bordeaux, France. pp.1-4, ⟨10.1109/ECOC52684.2021.9605880⟩. ⟨hal-04041696⟩
Accès au bibtex

ref_biblio: Hervé Chabanne, Jean-Luc Danger, Linda Guiga, Ulrich Kühne. Telepathic Headache: Mitigating Cache Side-Channel Attacks on Convolutional Neural Networks. Applied Cryptography and Network Security (ACNS), Jun 2021, Kamakura, Japan. pp.363-392, ⟨10.1007/978-3-030-78372-3_14⟩. ⟨hal-03332204⟩
Accès au bibtex

ref_biblio: Hervé Chabanne, Jean-Luc Danger, Linda Guiga, Ulrich Kühne. Parasite: Mitigating Physical Side-Channel Attacks Against Neural Networks. SPACE, Dec 2021, Calcutta, India, India. pp.148-167, ⟨10.1007/978-3-030-95085-9_8⟩. ⟨hal-04262861⟩
Accès au bibtex

ref_biblio: Wei Cheng, Yi Liu, Sylvain Guilley, Olivier Rioul. Towards Finding Best Linear Codes for Side-Channel Protections. 10th International Workshop on Security Proofs for Embedded Systems (PROOFS'2021), Sep 2021, Beijing, China. ⟨hal-03328130⟩
Accès au texte intégral et bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Michael Pehl, Sophiane Senni, Youssef Souissi. Highly Reliable PUFs for Embedded Systems, Protected Against Tampering. INISCOM 2021 : International Conference on Industrial Networks and Intelligent Systems, Apr 2021, Hanoi (Vietnam), Vietnam. pp.167-184, ⟨10.1007/978-3-030-77424-0_14⟩. ⟨hal-03783308⟩
Accès au texte intégral et bibtex

ref_biblio: Jean-Luc Danger, Toufiq Hasan Anik, Omar Diankha, Mohammad Ebrahimabadi, Christoph Frisch, et al.. Testing and Reliability Enhancement of Security Primitives. 2021 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), Oct 2021, Athens, Greece. pp.1-8, ⟨10.1109/DFT52944.2021.9568297⟩. ⟨hal-03433853⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Trevor Kroeger, Wei Cheng, Sylvain Guilley, Nazhmeh Karimi. Making Obfuscated PUFs Secure Against Power Side-Channel Based Modeling Attacks. 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), Feb 2021, Grenoble, France. pp.1000-1005, ⟨10.23919/DATE51398.2021.9474137⟩. ⟨hal-03433804⟩
Accès au bibtex

ref_biblio: Quentin Forcioli, Jean-Luc Danger, Clémentine Maurice, Lilian Bossuet, Florent Bruguier, et al.. Virtual Platform to Analyze the Security of a System on Chip at Microarchitectural Level. EuroS&PW 2021 - IEEE European Symposium on Security and Privacy Workshops, Sep 2021, Vienne, Austria. pp.96-102, ⟨10.1109/EuroSPW54576.2021.00017⟩. ⟨hal-03353878⟩
Accès au texte intégral et bibtex

ref_biblio: Sylvain Guilley, Michel Le Rolland, Damien Quenson. Implementing Secure Applications thanks to an Integrated Secure Element. 7th International Conference on Information Systems Security and Privacy, INSTICC, Feb 2021, Vienne (en ligne), Austria. pp.566-571, ⟨10.5220/0010298205660571⟩. ⟨hal-03084250v3⟩
Accès au texte intégral et bibtex

ref_biblio: Ameer Hamza, Maria Mushtaq, Muhammad Khurram Bhatti, David Novo, Florent Bruguier, et al.. Diminisher: A Linux Kernel based Countermeasure for TAA Vulnerability. CPS4CIP 2021 - 2nd International Workshop on Cyber-Physical Security for Critical Infrastructures Protection, Oct 2021, virtual event, Germany. pp.477-495, ⟨10.1007/978-3-030-95484-0_28⟩. ⟨hal-03372868⟩
Accès au texte intégral et bibtex

ref_biblio: Alberto Ibarrondo, Hervé Chabanne, Melek Önen. Banners: Binarized Neural Networks with Replicated Secret Sharing. IH&MMSec '21: ACM Workshop on Information Hiding and Multimedia Security, Jun 2021, Virtual Event Belgium, Belgium. pp.63-74, ⟨10.1145/3437880.3460394⟩. ⟨hal-04271017⟩
Accès au texte intégral et bibtex

ref_biblio: Alberto Ibarrondo, Hervé Chabanne, Melek Önen. Practical Privacy-Preserving Face Identification based on Function-Hiding Functional Encryption. CANS 2021, 20th International Conference on Cryptology and Network Security, Dec 2021, Vienna, Austria. pp.63-71, ⟨10.1007/978-3-030-92548-2_4⟩. ⟨hal-03358323⟩
Accès au texte intégral et bibtex

ref_biblio: Sameh Khalfaoui, Jean Leneutre, Arthur Villard, Ivan Gazeau, Jingxuan Ma, et al.. Water- PUF: An Insider Threat Resistant PUF Enrollment Protocol Based on Machine Learning Watermarking. 2021 IEEE 20th International Symposium on Network Computing and Applications (NCA), Nov 2021, Boston, United States. pp.1-10, ⟨10.1109/NCA53618.2021.9685239⟩. ⟨hal-04262875⟩
Accès au bibtex

ref_biblio: Vanthanh Khuat, Jean-Luc Danger, Jean-Max Dutertre. Laser Fault Injection in a 32-bit Microcontroller: from the Flash Interface to the Execution Pipeline. 2021 Workshop on Fault Detection and Tolerance in Cryptography (FDTC), Sep 2021, Milan, Italy. pp.74-85, ⟨10.1109/FDTC53659.2021.00020⟩. ⟨hal-03433817⟩
Accès au texte intégral et bibtex

ref_biblio: Vanthanh Khuat, Jean-Max Dutertre, Jean-Luc Danger. Analysis of a Laser-induced Instructions Replay Fault Model in a 32-bit Microcontroller. 2021 24th Euromicro Conference on Digital System Design (DSD), Sep 2021, Palermo, Italy. pp.363-370, ⟨10.1109/DSD53832.2021.00061⟩. ⟨hal-03433816⟩
Accès au texte intégral et bibtex

ref_biblio: Vanthanh Khuat, Oualid Trabelsi, Laurent Sauvage, Jean-Luc Danger. Multiple and Reproducible Fault Models on Micro-Controller using Electromagnetic Fault Injection. 2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE, Jul 2021, Virtuel, France. ⟨10.1109/EMC/SI/PI/EMCEurope52599.2021.9559288⟩. ⟨hal-03365013⟩
Accès au texte intégral et bibtex

ref_biblio: Yi Liu, Wei Cheng, Sylvain Guilley, Olivier Rioul. On Conditional alpha-Information and its Application to Side-Channel Analysis. 2021 IEEE Information Theory Workshop (ITW2021), Oct 2021, Kanazawa, Japan. ⟨hal-03323522⟩
Accès au texte intégral et bibtex

ref_biblio: Olivier Rioul, Wei Cheng, Sylvain Guilley. Cumulant Expansion of Mutual Information for Quantifying Leakage of a Protected Secret. 2021 IEEE International Symposium on Information Theory (ISIT'21), Jul 2021, Melbourne (virtual), Australia. ⟨hal-03323533⟩
Accès au texte intégral et bibtex

ref_biblio: Patrick Solé, Yi Liu, Wei Cheng, Sylvain Guilley, Olivier Riou. Linear Programming Bounds on the Kissing Number of q-ary Codes. 2021 IEEE Information Theory Workshop (ITW2021), Oct 2021, Kanazawa, Japan. pp.1-5, ⟨10.1109/ITW48936.2021.9611478⟩. ⟨hal-03323516⟩
Accès au texte intégral et bibtex

ref_biblio: Patrick Solé, Wei Cheng, Sylvain Guilley, Olivier Rioul. Bent Sequences over Hadamard Codes for Physically Unclonable Functions. 2021 IEEE International Symposium on Information Theory (ISIT 2021), Jul 2021, Melbourne, Australia. pp.801-806, ⟨10.1109/ISIT45174.2021.9517752⟩. ⟨hal-03240109⟩
Accès au texte intégral et bibtex

ref_biblio: Guillaume Soudais, Sebastien Bigo, Nihel Benzaoui. Per Packet Distributed Monitoring Plane with Nanoseconds Measurements Precision. 2021 European Conference on Optical Communication (ECOC), Sep 2021, Bordeaux, France. pp.1-4, ⟨10.1109/ECOC52684.2021.9605806⟩. ⟨hal-04041671⟩
Accès au bibtex

ref_biblio: Sofiane Takarabt, Sylvain Guilley, Youssef Souissi, Khaled Karray, Laurent Sauvage, et al.. Formal Evaluation and Construction of Glitch-resistant Masked Functions. IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2021, Dec 2021, Virtual, United States. ⟨hal-03365025⟩
Accès au texte intégral et bibtex

ref_biblio: Etienne Tehrani, Tarik Graba, Abdelmalek Si Merabet, Jean-Luc Danger. RSM Protection of the PRESENT Lightweight Cipher as a RISC-V Extension. 2021 24th Euromicro Conference on Digital System Design (DSD), Sep 2021, Palermo, Italy. pp.325-332, ⟨10.1109/DSD53832.2021.00056⟩. ⟨hal-03376955⟩
Accès au bibtex

ref_biblio: Yu-Ang Wu, Lirida Naviner, Hao Cai. Hybrid MTJ-CMOS Integration for Sigma-Delta ADC. 2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Nov 2021, AB, Canada. pp.1-5, ⟨10.1109/NANOARCH53687.2021.9642236⟩. ⟨hal-04477656⟩
Accès au bibtex

ref_biblio: You-You Zhang, Lirida Naviner, Hao Cai. Ultra-low Power Access Strategy for Process-Voltage-Temperature Aware STT-MRAM. 2021 IEEE 14th International Conference on ASIC (ASICON), Oct 2021, Kunming, China. pp.1-4, ⟨10.1109/ASICON52560.2021.9620529⟩. ⟨hal-04477660⟩
Accès au bibtex

2020

ref_biblio: Amir Ali Pour, Vincent Beroulle, Bertrand Cambou, Jean-Luc Danger, Giorgio Di Natale, et al.. PUF Enrollment and Life Cycle Management: Solutions and Perspectives for the Test Community. IEEE European Test Symposium (ETS 2020), May 2020, Tallinn, Estonia. pp.1-10. ⟨hal-02999226⟩
Accès au texte intégral et bibtex

ref_biblio: Md Toufiq Hasan Anik, Sylvain Guilley, Jean-Luc Danger, Naghmeh Karimi. On the Effect of Aging on Digital Sensors. 2020 33rd International Conference on VLSI Design and 2020 19th International Conference on Embedded Systems (VLSID), Jan 2020, Bangalore, India. pp.189-194, ⟨10.1109/VLSID49098.2020.00050⟩. ⟨hal-03034857⟩
Accès au texte intégral et bibtex

ref_biblio: Md Toufiq Hasan Anik, Rachit Saini, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Failure and Attack Detection by Digital Sensors. 2020 IEEE European Test Symposium (ETS), May 2020, Tallinn, Estonia. pp.1-2, ⟨10.1109/ETS48528.2020.9131580⟩. ⟨hal-03034851⟩
Accès au bibtex

ref_biblio: Julien Bringer, Hervé Chabanne, Linda Guiga. Premium Access to Convolutional Neural Networks. Crisis 2020, Nov 2020, Paris, France. ⟨hal-03021922⟩
Accès au bibtex

ref_biblio: Hervé Chabanne, Emmanuelle Dottax, Denis Dumont. Augmented Voting Reality. CRISIS 2020, Nov 2020, Paris, France. ⟨hal-03021929⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Adrien Facon, Sylvain Guilley, Karine Heydemann, Ulrich Kühne, et al.. Processor Anchor to Increase the Robustness Against Fault Injection and Cyber Attacks. Constructive Side-Channel Analysis and Secure Design. COSADE 2020, Apr 2020, Lugano, Switzerland. pp.254-274, ⟨10.1007/978-3-030-68773-1_12⟩. ⟨hal-03138848⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Wei Cheng, Sylvain Guilley, Naghmeh Karimi, Trevor Kroeger. Effect of Aging on PUF Modeling Attacks based on Power Side-Channel Observations. 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), Mar 2020, Grenoble, France. pp.454-459, ⟨10.23919/DATE48585.2020.9116428⟩. ⟨hal-02946697⟩
Accès au bibtex

ref_biblio: Mohammad Ebrahimabadi, Md Toufiq Hasan Anik, Jean-Luc Danger, Sylvain Guilley, Naghmeh Karimi. Using Digital Sensors to Leverage Chips' Security. 2020 IEEE Physical Assurance and Inspection of Electronics (PAINE), Dec 2020, Washington, United States. pp.1-6, ⟨10.1109/PAINE49178.2020.9337730⟩. ⟨hal-03138811⟩
Accès au bibtex

ref_biblio: Linda Guiga, A. W. Roscoe. Neural Network Security: Hiding {CNN} Parameters with Guided Grad-CAM. ICISSP, Feb 2020, Valetta, Malta. ⟨hal-03023640⟩
Accès au bibtex

ref_biblio: Md Toufiq Hasan Anik, Mohammad Ebrahimabadi, Hamed Pirsiavash, Jean-Luc Danger, Sylvain Guilley, et al.. On-Chip Voltage and Temperature Digital Sensor for Security, Reliability, and Portability. 2020 IEEE 38th International Conference on Computer Design (ICCD), Oct 2020, Hartford, United States. pp.506-509, ⟨10.1109/ICCD50377.2020.00091⟩. ⟨hal-03138833⟩
Accès au bibtex

ref_biblio: Trevor Kroeger, Wei Cheng, Sylvain Guilley, Jean-Luc Danger, Naghmeh Karimi. Cross-PUF Attacks on Arbiter-PUFs through their Power Side-Channel. 2020 IEEE International Test Conference (ITC), Nov 2020, Washington, United States. pp.1-5, ⟨10.1109/ITC44778.2020.9325241⟩. ⟨hal-03138824⟩
Accès au bibtex

ref_biblio: Nilson Maciel, Elaine Marques, Lirida Naviner, Hao Cai. Magnetic Tunnel Junction-based Analog-to-Digital Converter using Spin Orbit Torque Mechanism. 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nov 2020, Glasgow, United Kingdom. pp.1-4, ⟨10.1109/ICECS49266.2020.9294780⟩. ⟨hal-04477665⟩
Accès au bibtex

ref_biblio: Alexandre Menu, Jean-Max Dutertre, Jean-Baptiste Rigaud, Brice Colombier, Pierre-Alain Moellic, et al.. Single-bit Laser Fault Model in NOR Flash Memories. 2020 Workshop on Fault Detection and Tolerance in Cryptography (FDTC), Sep 2020, Milan, Italy. pp.41-48, ⟨10.1109/FDTC51366.2020.00013⟩. ⟨hal-03034855⟩
Accès au texte intégral et bibtex

ref_biblio: Laurent Sauvage, Sofiane Takarabt, Youssef Souissi, Sylvain Guilley, Yves Mathieu. Detection of Side-channel Lleakage Through Glitches Using an Automated Tool. International Conference on Defense Systems: Architectures and Technologies (DAT’2020), Apr 2020, Constantine, Algeria. ⟨hal-02951758⟩
Accès au bibtex

ref_biblio: Alexander Schaub, Jean-Luc Danger, Olivier Rioul, Sylvain Guilley. The Big Picture of Delay-PUF Dependability. 24th European Conference on Circuit Theory and Design (ECCTD), IEEE, Sep 2020, Sofia, Bulgaria. ⟨hal-02932063⟩
Accès au texte intégral et bibtex

ref_biblio: Etienne Tehrani, Tarik Graba, Abdelmalek Si Merabet, Jean-Luc Danger. RISC-V Extension for Lightweight Cryptography. 2020 23rd Euromicro Conference on Digital System Design (DSD), Aug 2020, Kranj, Slovenia. pp.222-228, ⟨10.1109/DSD51259.2020.00045⟩. ⟨hal-02977544⟩
Accès au bibtex

ref_biblio: Oualid Trabelsi, Laurent Sauvage, Jean-Luc Danger. Characterization of Electromagnetic Fault Injection on a 32-bit Microcontroller Instruction Buffer. 2020 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), Dec 2020, Kolkata, India. pp.1-6, ⟨10.1109/AsianHOST51057.2020.9358270⟩. ⟨hal-03175561⟩
Accès au bibtex

ref_biblio: Xuecan Yang, Sumanta Chaudhuri, Lirida Naviner, Laurence Likforman-Sulem. Quad-Approx CNNs for Embedded Object Detection Systems. 2020 27th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nov 2020, Glasgow, United Kingdom. pp.1-4, ⟨10.1109/ICECS49266.2020.9294829⟩. ⟨hal-04297374⟩
Accès au bibtex

ref_biblio: Meng-Di Zhang, Hao Cai, Lirida Naviner. Novel Self-timing Speculative Writing for Unreliable STT-MRAM. 2020 IEEE 15th International Conference on Solid-State & Integrated Circuit Technology (ICSICT), Nov 2020, Kunming, China. pp.1-3, ⟨10.1109/ICSICT49897.2020.9278373⟩. ⟨hal-04477675⟩
Accès au bibtex

2019

ref_biblio: Daniel Augot, Hervé Chabanne, William George. Practical Solutions to Save Bitcoins Applied to an Identity System Proposal. ICISSP 2019 - 5th International Conference on Information Systems Security and Privacy, Feb 2019, Prague, Czech Republic. pp.511-518, ⟨10.5220/0007443905110518⟩. ⟨hal-02347238⟩
Accès au bibtex

ref_biblio: Sahar Berro, Ludovic Apvrille, Guillaume Duc. Optimizing System Architecture Cost and Security Countermeasures. Sixth International Workshop on Graphical Models for Security (GamSec 2019), Jun 2019, Hoboken, NJ, United States. ⟨hal-02337448⟩
Accès au texte intégral et bibtex

ref_biblio: Hervé Chabanne, Emmanuelle Dottax, Franck Rondepierre. Smart-card Deployment of an Electronic Voting Protocol. 5th International Conference on Information Systems Security and Privacy, Feb 2019, Prague, France. pp.503-510, ⟨10.5220/0007443805030510⟩. ⟨hal-02347255⟩
Accès au bibtex

ref_biblio: Wei Cheng, Claude Carlet, Kouassi Goli, Jean-Luc Danger, Sylvain Guilley. Detecting Faults in Inner-Product Masking Scheme - IPM-FD: IPM with Fault Detection. Proceedings of 8th International Workshop on Security Proofs for Embedded Systems, Aug 2019, atlanta, United States. pp.17, ⟨10.29007/fv2n⟩. ⟨hal-03037597⟩
Accès au bibtex

ref_biblio: Eloi De Cherisey, Sylvain Guilley, Olivier Rioul, Pablo Piantanida. An information-theoretic model for side-channel attacks in embedded hardware. 2019 IEEE International Symposium on Information Theory (ISIT), Jul 2019, Paris, France. ⟨10.1109/ISIT.2019.8849763⟩. ⟨hal-02300788⟩
Accès au texte intégral et bibtex

ref_biblio: Brice Colombier, Alexandre Menu, Jean-Max Dutertre, Pierre-Alain Moëllic, Jean-Baptiste Rigaud, et al.. Laser-induced Single-bit Faults in Flash Memory: Instructions Corruption on a 32-bit Microcontroller. 2019 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), May 2019, McLean, United States. pp.1-10, ⟨10.1109/HST.2019.8741030⟩. ⟨hal-02344050⟩
Accès au texte intégral et bibtex

ref_biblio: Jean-Luc Danger, Laurent Fribourg, Ulrich Kühne, Maha Naceur. LAOCOÖN: A Run-Time Monitoring and Verification Approach for Hardware Trojan Detection. 2019 22nd Euromicro Conference on Digital System Design (DSD), Aug 2019, Kallithea, Greece. pp.269-276, ⟨10.1109/DSD.2019.00047⟩. ⟨hal-02338436⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Alexander Schaub. Two-Metric Helper Data for Highly Robust and Secure Delay PUFs. 2019 IEEE 8th International Workshop on Advances in Sensors and Interfaces (IWASI), Jun 2019, Otranto, Italy. pp.184-188, ⟨10.1109/IWASI.2019.8791249⟩. ⟨hal-02302114⟩
Accès au bibtex

ref_biblio: Shugo Kaji, Masahiro Kinugawa, Daisuke Fujimoto, Laurent Sauvage, Jean-Luc Danger, et al.. Method for Identifying Individual Electronic Devices Focusing on Differences in Spectrum Emissions. 2019 Joint International Symposium on Electromagnetic Compatibility and Asia-Pacific International Symposium on Electromagnetic Compatibility, Sep 2019, Sapporo, Japan. ⟨hal-02319485⟩
Accès au bibtex

ref_biblio: Mingyue Liu, Hao Cai, Menglin Han, Lei Xie, Jun Yang, et al.. Comprehensive Pulse Shape Induced Failure Analysis in Voltage-Controlled MRAM. 2019 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), Jul 2019, Qingdao, China. pp.1-6, ⟨10.1109/NANOARCH47378.2019.181292⟩. ⟨hal-04477682⟩
Accès au bibtex

ref_biblio: E. Marques, N. Maciel, Lirida Naviner, H. Cai, J. Yang. Deep Learning Approaches for Sparse Recovery in Compressive Sensing. 2019 11th International Symposium on Image and Signal Processing and Analysis (ISPA), Sep 2019, Dubrovnik, Croatia. pp.129-134, ⟨10.1109/ISPA.2019.8868841⟩. ⟨hal-04477689⟩
Accès au bibtex

ref_biblio: Elaine Crespo Marques, Nilson Maciel, Lirida Naviner, Hao Cai, Jun Yang. Nonlinear Functions in Learned Iterative Shrinkage-Thresholding Algorithm for Sparse Signal Recovery. 2019 IEEE International Workshop on Signal Processing Systems (SiPS), Oct 2019, Nanjing, China. pp.324-329, ⟨10.1109/SiPS47522.2019.9020469⟩. ⟨hal-04477699⟩
Accès au bibtex

ref_biblio: Alexandre Menu, Shivam Bhasin, Jean-Max Dutertre, Jean-Baptiste Rigaud, Jean-Luc Danger. Precise Spatio-Temporal Electromagnetic Fault Injections on Data Transfers. 2019 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), Aug 2019, Atlanta, United States. pp.1-8, ⟨10.1109/FDTC.2019.00009⟩. ⟨hal-02338456⟩
Accès au texte intégral et bibtex

ref_biblio: Alexander Schaub, Olivier Rioul, Sylvain Guilley. STAnalyzer: A simple static analysis tool for detecting cache-timing leakages. 17th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2019), Jun 2019, Prague, Czech Republic. ⟨hal-02300786⟩
Accès au bibtex

ref_biblio: Sofiane Takarabt, Alexander Schaub, Adrien Facon, Sylvain Guilley, Laurent Sauvage, et al.. Cache-Timing Attacks Still Threaten IoT Devices. 3rd International Conference on Codes, Cryptology, and Information Security (C2SI 2019), Apr 2019, Rabat, Morocco. pp.13-30, ⟨10.1007/978-3-030-16458-4_2⟩. ⟨hal-02319488⟩
Accès au texte intégral et bibtex

ref_biblio: Etienne Tehrani, Tarik Graba, Abdelmalek Si Merabet, Sylvain Guilley, Jean-Luc Danger. Classification of Lightweight Block Ciphers for Specific Processor Accelerated Implementations. 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), Nov 2019, Genoa, Italy. pp.747-750, ⟨10.1109/ICECS46596.2019.8965156⟩. ⟨hal-02517585⟩
Accès au bibtex

ref_biblio: Etienne Tehrani, Tarik Graba, Jean-Luc Danger. Acceleration of Lightweight Block Ciphers on Microprocessors. CryptArchi 2019, Jun 2019, Prague, Poland. ⟨hal-02271470⟩
Accès au bibtex

ref_biblio: Oualid Trabelsi, Laurent Sauvage, Jean-Luc Danger. Characterization at Logical Level of Magnetic Injection Probes. 2019 Joint International Symposium on Electromagnetic Compatibility and Asia-Pacific International Symposium on Electromagnetic Compatibility, Jun 2019, Sapporo, Japan. ⟨hal-02318716⟩
Accès au texte intégral et bibtex

ref_biblio: Oualid Trabelsi, Laurent Sauvage, Jean-Luc Danger. Impact of Intentional Electromagnetic Interference on Pure Combinational Logic. 2019 International Symposium on Electromagnetic Compatibility - EMC EUROPE, Sep 2019, Barcelone, Spain. pp.398-403. ⟨hal-02318731⟩
Accès au texte intégral et bibtex

2018

ref_biblio: Fabio Batagin Armelin, Lirida Naviner, Roberto d'Amore. Probability Aware Fault-Injection Approach for SER Estimation. Proceedings of IEEE Latin American Test Symposium (LATS), Mar 2018, São Paulo, SP, Brazil. ⟨hal-02287888⟩
Accès au bibtex

ref_biblio: Fabio Batagin Armelin, Lirida Naviner, Roberto d'Amore. Using FPGA self-produced transients to emulate SETs for SER estimation. Proceedings of IEEE Latin American Test Symposium (LATS), Mar 2018, São Paulo, SP, Brazil. ⟨hal-02288530⟩
Accès au bibtex

ref_biblio: Tian Ban, Baokun Wang, Lirida Naviner. Design, Synthesis and Application of A Novel Approximate Adder. 2018 IEEE 61st International Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2018, Windsor, Canada. pp.488-491, ⟨10.1109/MWSCAS.2018.8624023⟩. ⟨hal-04477695⟩
Accès au bibtex

ref_biblio: Hao Cai, Menglin Han, You Wang, Lirida Naviner, Xinning Liu, et al.. Reliability Emphasized MTJ/CMOS Hybrid Circuit Towards Ultra-Low Power. 2018 Conference on Design of Circuits and Integrated Systems (DCIS), Nov 2018, Lyon, France. pp.1-5, ⟨10.1109/DCIS.2018.8681471⟩. ⟨hal-04477704⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Wang Kang, Lirida Naviner, Xinning Liu, et al.. MRAM-on-FDSOI Integration: A Bit-Cell Perspective. 2018 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Jul 2018, Hong Kong, China. pp.263-268, ⟨10.1109/ISVLSI.2018.00056⟩. ⟨hal-04477718⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Jun Yang, Wang Kang, et al.. Enabling Resilient Voltage-Controlled MeRAM Using Write Assist Techniques. IEEE International Symposium on Circuits and Systems (ISCAS), May 2018, Florence, Italy. ⟨hal-02288533⟩
Accès au bibtex

ref_biblio: Sebastien Carre, Matthieu Desjardins, Adrien Facon, Sylvain Guilley. OpenSSL Bellcore's Protection Helps Fault Attack. 2018 21st Euromicro Conference on Digital System Design (DSD), Aug 2018, Prague, Czech Republic. pp.500-507, ⟨10.1109/DSD.2018.00089⟩. ⟨hal-02317457⟩
Accès au bibtex

ref_biblio: Sebastien Carre, Adrien Facon, Sylvain Guilley, Sofiane Takarabt, Alexander Schaub, et al.. Cache-timing Attack Detection and Prevention Application to Crypto Libs and PQC. 10th International Workshop, COSADE 2019, Apr 2018, Darmstadt, Germany. pp.13-21, ⟨10.1007/978-3-030-16350-1_2⟩. ⟨hal-02915644⟩
Accès au texte intégral et bibtex

ref_biblio: Hervé Chabanne, Roch Lescuyer, Jonathan Milgram, Constance Morel, Emmanuel Prouff. Recognition Over Encrypted Faces. MSPN : Mobile, Secure, and Programmable Networking, 4th International Conference, Jun 2018, paris, France. pp.174-191, ⟨10.1007/978-3-030-03101-5_16⟩. ⟨hal-04271056⟩
Accès au bibtex

ref_biblio: Sumanta Chaudhuri. A security vulnerability analysis of SoCFPGA architectures. Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, June 24-29, 2018, Jun 2018, San Francisco, United States. pp.139:1-139:6, ⟨10.1145/3195970.3195979⟩. ⟨hal-02412407⟩
Accès au bibtex

ref_biblio: Sumanta Chaudhuri. Beyond Bits: A Quaternary FPGA Architecture Using Multi-Vt Multi-Vdd FDSOI Devices. 48th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2018, Linz, Austria, May 16-18, 2018, May 2018, Linz, Austria. pp.38-43, ⟨10.1109/ISMVL.2018.00015⟩. ⟨hal-02412408⟩
Accès au bibtex

ref_biblio: Eloi De Cherisey, Sylvain Guilley, Olivier Rioul. Confused yet successful: Theoretical computation of distinguishers for monobit leakages in terms of confusion coefficient and SNR. 14th International Conference on Information Security and Cryptology (Inscrypt 2018), Dec 2018, Fuzhou, China. ⟨10.1007/978-3-030-14234-6_28⟩. ⟨hal-02300768⟩
Accès au texte intégral et bibtex

ref_biblio: Elaine Crespo Marques, Nilson Maciel, Lirida Naviner, Hao Cai, Jun Yang. Compressed Sensing for Wideband HF Channel Estimation. 4th International Conference on Frontiers of Signal Processing, Sep 2018, Poitiers, France. pp.1-5. ⟨hal-02287975⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Adrien Facon, Sylvain Guilley, Karine Heydemann, Ulrich Kühne, et al.. CCFI-Cache: A Transparent and Flexible Hardware Protection for Code and Control-Flow Integrity. 2018 21st Euromicro Conference on Digital System Design (DSD), Aug 2018, Prague, Czech Republic. pp.529-536, ⟨10.1109/DSD.2018.00093⟩. ⟨hal-01900361⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Risa Yashiro, Tarik Graba, Yves Mathieu, Abdelmalek Si-Merabet, et al.. Analysis of Mixed PUF-TRNG Circuit Based on SR-Latches in FD-SOI Technology. 2018 21st Euromicro Conference on Digital System Design (DSD), Aug 2018, Prague, Czech Republic. pp.508-515. ⟨hal-02271687⟩
Accès au bibtex

ref_biblio: Eloi de Chérisey, Sylvain Guilley, Olivier Rioul. Confusing information: How confusion improves side-channel analysis for monobit leakages. 16th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2018), Jun 2018, Lorient, France. ⟨hal-02287934⟩
Accès au bibtex

ref_biblio: Menglin Han, Hao Cai, Jun Yang, Lirida Naviner, You Wang, et al.. Stability and Variability Emphasized STT-MRAM Sensing Circuit With Performance Enhancement. 2018 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS), Oct 2018, Chengdu, China. pp.386-389, ⟨10.1109/APCCAS.2018.8605603⟩. ⟨hal-04477743⟩
Accès au bibtex

ref_biblio: Naghmeh Karimi, Sylvain Guilley, Jean-Luc Danger. Impact of Aging on Template Attacks. GLSVLSI, May 2018, Chicago, United States. pp.455-458, ⟨10.1145/3194554.3194638⟩. ⟨hal-02412366⟩
Accès au bibtex

ref_biblio: Naghmeh Karimi, Sylvain Guilley, Jean-Luc Danger. On the Effect of Aging in Detecting Hardware Trojan Horses with Template Analysis.. IOLTS, Jul 2018, Platja d'Aro, Spain. ⟨10.1109/IOLTS.2018.8474089⟩. ⟨hal-02288013⟩
Accès au bibtex

ref_biblio: Alexander Schaub, Olivier Rioul, Joseph Boutros, Jean-Luc Danger, Sylvain Guilley. Challenge codes for physically unclonable functions with Gaussian delays: A maximum entropy problem. Latin American Workshop on Coding and Information, Jul 2018, Unicamp-Campinas, Brazil. ⟨hal-02287965⟩
Accès au texte intégral et bibtex

ref_biblio: Alexander Schaub, Jean-Luc Danger, Sylvain Guilley, Olivier Rioul. An improved analysis of reliability and entropy for delay PUFs. Euromicro Conference on Digital System Design (DSD'18), Aug 2018, Prague, Czech Republic. ⟨10.1109/DSD.2018.00096⟩. ⟨hal-02288537⟩
Accès au texte intégral et bibtex

ref_biblio: Alexander Schaub, Jean-Luc Danger, Sylvain Guilley, Olivier Rioul. Reliability and entropy of delay PUFs: A theoretical analysis. 16th International Workshop on Cryptographic Architectures Embedded in Logic Devices (CryptArchi 2018), Jun 2018, Lorient, France. ⟨hal-02287933⟩
Accès au bibtex

ref_biblio: R. Schvittz, M. Pontes, C. Meinhardt, D. Franco, Lirida Naviner, et al.. Reliability evaluation of circuits designed in multi- and single-stage versions. 2018 IEEE 9th Latin American Symposium on Circuits & Systems (LASCAS), Feb 2018, Puerto Vallarta, Mexico. pp.1-4, ⟨10.1109/LASCAS.2018.8399927⟩. ⟨hal-04477727⟩
Accès au bibtex

ref_biblio: Sofiane Takarabt, Kais Chibani, Youssef Souissi, Laurent Sauvage, Sylvain Guilley, et al.. Pre-Silicon Embedded System Evaluation as new EDA for Security Verification. International Verification and Security Workshop (IVSW), Jun 2018, Platja d’Aro, Spain. ⟨hal-02287930⟩
Accès au bibtex

ref_biblio: Etienne Tehrani, Jean-Luc Danger, Tarik Graba. Generic Architecture for Lightweight Block Ciphers: A First Step Towards Agile Implementation of Multiple Ciphers. 12th IFIP International Conference on Information Security Theory and Practice (WISTP), Dec 2018, Brussels, Belgium. pp.28-43, ⟨10.1007/978-3-030-20074-9_4⟩. ⟨hal-02294599⟩
Accès au texte intégral et bibtex

ref_biblio: You Wang, Yue Zhang, Zhabg Youguang, Weisheng Zhao, Hao Cai, et al.. Design Space Exploration of Magnetic Tunnel Junction based Stochastic Computing in Deep Learning. To appear in Proceedings of ACM Great Lakes Symposium on VLSI (GLSVLSI), May 2018, Chicago, Illinois, United States. pp.23-25. ⟨hal-02287894⟩
Accès au bibtex

2017

ref_biblio: Daniel Augot, Hervé Chabanne, Thomas Chenevier, William George, Laurent Lamber. A User-Centric System for Verified Identities on the Bitcoin Blockchain. International Workshop on Cryptocurrencies and Blockchain Technology - CBT'17, Sep 2017, Oslo, Norway. ⟨hal-01611251⟩
Accès au texte intégral et bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Novel Pulsed-Latch Replacement in Non-Volatile Flip-Flop Core. VLSI (ISVLSI), 2017 IEEE Computer Society Annual Symposium on, Jun 2017, Bochum, Germany. ⟨hal-02287633⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Energy Efficient Magnetic Tunnel Junction Based Hybrid LSI Using Multi-Threshold UTBB-FD-SOI Device. Great Lakes Symposium on VLSI 2017 (GLSVLSI 17), May 2017, Banff, Canada. ⟨hal-02287632⟩
Accès au bibtex

ref_biblio: Sumanta Chaudhuri. Cache Timing Attacks from The SoCFPGA Coherency Port (Abstract Only). Proceedings of the 2017 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2017, Monterey, CA, USA, February 22-24, 2017, Feb 2017, Monterey, CA, United States. pp.295-296, ⟨10.1145/3020078.3021802⟩. ⟨hal-02412325⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Philippe Nguyen, Robert Nguyen, Youssef Souissi. Analyzing security breaches of countermeasures throughout the refinement process in hardware design flow. DATE, Dec 2017, lausanne, Switzerland. ⟨10.23919/DATE.2017.7927159⟩. ⟨hal-02412314⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger. Formalism to assess and enhance the entropy and reliability of a Loop-PUF. CRYPTO'IC, Sep 2017, Chengdu, China. ⟨hal-02287902⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Olivier Rioul, Sylvain Guilley, Alexander Schaub. Formalism to assess the entropy and reliability of the loop-PUF. 15th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2017), Jun 2017, Smolenice, Slovakia. ⟨hal-02287598⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Annelie Heuser, Ming Tang, Olivier Rioul. Stochastic Side-Channel Leakage Analysis via Orthonormal Decomposition. Int. Conf. Information Technology and Communications Security (SECITC 2017), Jun 2017, Bucharest, Romania. ⟨hal-01628679⟩
Accès au texte intégral et bibtex

ref_biblio: Ammar Hideur, Ming Tang, F. Lesparre, H. Wang, K. Qian, et al.. Laser ultrarapide à base d'une fibe active fortement dispersive. JNOG 2017, Jul 2017, Limoges, France. ⟨hal-02412306⟩
Accès au bibtex

ref_biblio: Naghmeh Karimi, Jean-Luc Danger, Florent Lozac'H, Sylvain Guilley. Impact of the switching activity on the aging of delay-PUFs. ETS, May 2017, Limassol, Greece. ⟨10.1109/ETS.2017.7968223⟩. ⟨hal-02412489⟩
Accès au bibtex

ref_biblio: Nilson Maciel, Elaine Crespo Marques, Lirida Naviner. Sparsity Analysis using a Mixed Approach with Greedy and LS Algorithms on Channel Estimation. International Conference on Frontiers of Signal Processing (ICFSP), Sep 2017, Paris, France. pp.91-95. ⟨hal-02287640⟩
Accès au bibtex

ref_biblio: Noriyuki Miura, Kohei Matsuda, Karol Myszkowski, Makoto Nagata, Shivam Bhasin, et al.. A 2.5ns-Latency 0.39pJ/b 289µm2/Gb/s Ultra-Light-Weight PRINCE Cryptographic Processor. Symposium on VLSI Circuits, Jun 2017, Kyoto, Japan. pp.C266-C267. ⟨hal-02288491⟩
Accès au bibtex

ref_biblio: Laurent Sauvage. Electromagnetic Fault Injection: from Attack to Countermeasure Design. CryptoIC, Sep 2017, Chengdu, China. ⟨hal-02287699⟩
Accès au bibtex

ref_biblio: Mariem Slimani, Karim Benkalaia, Lirida Naviner. Analysis of Ageing effects on ARTIX7 XILINX FPGA. European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF), Sep 2017, Bordeaux, France. ⟨hal-02287636⟩
Accès au bibtex

ref_biblio: Alexandre Stempkovskiy, Dmitry Telpukhov, Roman Solovyev, Ekaterina Balaka, Lirida Naviner. Practical metrics for evaluation of fault-tolerant logic design. IEEE Conference of Russian Young Researchers in Electrical and Electronic Engineering, Feb 2017, Saint Petersbourgh, Russia. pp.569-573. ⟨hal-02287656⟩
Accès au bibtex

ref_biblio: Francisco Veirano, Lirida Naviner, Fernando Silveira. Asymmetrical Length Biasing for Energy Efficient Digital Circuits. IEEE Latin American Symposium on Circuits and Systems, Feb 2017, Bariloche, Argentina. ⟨hal-02287637⟩
Accès au bibtex

ref_biblio: Chien-Yi Wang, Shirin Saeedi Bidokhti, Michèle Wigger. Improved Converses and Gap-Results for Coded Caching. ISIT 2017, Jun 2017, Aix-La-Chapelle, Germany. ⟨hal-02287714⟩
Accès au bibtex

2016

ref_biblio: Nicolas Bruneau, Sylvain Guilley, Annelie Heuser, Marion Damien, Olivier Rioul. Optimal side-channel attacks for multivariate leakages and multiple models. PROOFS 2016 Security Proofs for Embedded Systems, Aug 2016, Santa Barbara, United States. ⟨10.1007/s13389-017-0170-9⟩. ⟨hal-02300060⟩
Accès au texte intégral et bibtex

ref_biblio: Nicolas Bruneau, Sylvain Guilley, Annelie Heuser, Olivier Rioul, François-Xavier Standaert, et al.. Taylor Expansion of Maximum Likelihood Attacks for Masked and Shuffled Implementations. 22nd Annual International Conference on the Theory and Applications of Cryptology and Information Security (AsiaCrypt 2016), Dec 2016, Hanoi, Vietnam. ⟨10.1007/978-3-662-53887-6_21⟩. ⟨hal-02287426⟩
Accès au texte intégral et bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Approximate Computing in MOS/Spintronic Non-Volatile Full-Adder. 12th ACM/IEEE International Symposium on Nanoscale Architectures, Jun 2016, Beijing, China. ⟨hal-02412223⟩
Accès au bibtex

ref_biblio: Wei Cheng, Yongbin Zhou, Laurent Sauvage. Differential Fault Analysis on Midori. Information and Communications Security - 18th International Conference, ICICS 2016, Singapore, November 29 - December 2, 2016, Proceedings, Sep 2016, Singapore, Singapore. pp.307-317, ⟨10.1007/978-3-319-50011-9_24⟩. ⟨hal-02412272⟩
Accès au bibtex

ref_biblio: Eloi De Cherisey, Sylvain Guilley, Olivier Rioul, Darshana Jayasinghe. Template attacks with partial profiles and Dirichlet priors: Application to timing attacks. Hardware and Architectural Support for Security and Privacy (HASP 2016), Jun 2016, Seoul, South Korea. ⟨10.1145/2948618.2948625⟩. ⟨hal-02300026⟩
Accès au texte intégral et bibtex

ref_biblio: Eloi De Cherisey, Sylvain Guilley, Annelie Heuser, Olivier Rioul. On the optimality and practicability of mutual information analysis in some scenarios. ArticCrypt 2016, Jul 2016, Longyearbyen, Svalbard, Norway. ⟨hal-02300055⟩
Accès au texte intégral et bibtex

ref_biblio: Benjamin Coeffic, Victor Malherbe, Jean-Marc Daveau, Gilles Gasiot, Lirida Naviner, et al.. A Layout-Based Fault Injection Methodology for SER Prediction: Implementation and Correlation with 65nm Heavy Ion Experimental Results. Proceedings of IEEE Nuclear and Space Radiation Effects Conference (NSREC), Jul 2016, New Orleans, United States. ⟨hal-02288532⟩
Accès au bibtex

ref_biblio: Benjamin Coeffic, Jean-Marc Daveau, Gilles Gasiot, A.E. Pricco, S. Parini, et al.. Radiation Hardening Improvement of a SerDes under Heavy Ions up to 60 MeV.cm2/mg by Layout-Aware Fault Injection. Proceedings of IEEE Workshop on Silicon Errors in Logic - System Effects (SELSE), Mar 2016, Austin, Texas, United States. ⟨hal-02287892⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Philippe Nguyen, Olivier Rioul. PUFs: Standardization and Evaluation. 2nd IEEE Workshop on Mobile System Technologies (MST 2016), Sep 2016, Milano, Italy. ⟨10.1109/MST.2016.11⟩. ⟨hal-02288475⟩
Accès au texte intégral et bibtex

ref_biblio: Jean-Luc Danger. Overview of Protections Against IC Counterfeiting and Hardware Trojan Horses. ISSCC, Jan 2016, Sab Francisco, United States. ⟨hal-02287903⟩
Accès au bibtex

ref_biblio: Eloi de Chérisey, Sylvain Guilley, Olivier Rioul, Annelie Heuser. Defining perceived information based on Shannon’s communication theory. Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2016), Jun 2016, Montpellier, France. ⟨hal-02287329⟩
Accès au bibtex

ref_biblio: Kazuhide Fukushima, Youssef Souissi, Seira Hidano, Robert Nguyen, Jean-Luc Danger, et al.. Delay PUF Assessment Method Based on Side-Channel and Modeling Analyzes. TrustCom-16, Aug 2016, Tianjin, China. ⟨hal-02287456⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Nicolas Bruneau, Annelie Heuser, Olivier Rioul, François-Xavier Standaert, et al.. Taylor expansion of maximum likelihood attacks, with application to masked and shuffled implementations. Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2016), Jun 2016, Montpellier, France. ⟨hal-02287328⟩
Accès au bibtex

ref_biblio: Natalija Jovanovic, Olivier Thomas, Elisa Vianello, Boris Nikolic, Lirida Naviner. Design Considerations for Reliable OxRAM-based Non-Volatile Flip-Flops in 28nm FD-SOI Technology. IEEE International Symposium on Circuits and Systems (ISCAS 2016), May 2016, Montréal, Canada. pp.1146-1149, ⟨10.1109/ISCAS.2016.7527448⟩. ⟨hal-02287862⟩
Accès au texte intégral et bibtex

ref_biblio: Naghmeh Karimi, Jean-Luc Danger, Florent Lozac'H, Sylvain Guilley. Predictive Aging of Reliability of Two Delay PUFs. SPACE, Dec 2016, Hyderabad, India. ⟨10.1007/978-3-319-49445-6_12⟩. ⟨hal-02412243⟩
Accès au bibtex

ref_biblio: Noriyuki Miura, Zakaria Najm, Wei He, Shivam Bhasin, Xuan-Thuy Ngo, et al.. PLL to the rescue: a novel EM fault countermeasure. DAC, Jun 2016, Austin, United States. ⟨10.1145/2897937.2898065⟩. ⟨hal-02288461⟩
Accès au bibtex

ref_biblio: Olivier Rioul, Patrick Solé, Sylvain Guilley, Jean-Luc Danger. A challenge code for maximizing the entropy of PUF responses. Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2016), Jun 2016, Montpellier, France. ⟨hal-02287330⟩
Accès au bibtex

ref_biblio: Olivier Rioul, Annelie Heuser, Sylvain Guilley, Jean-Luc Danger. Inter-Class vs. Mutual Information as Side-Channel Distinguishers. 2016 IEEE International Symposium on Information Theory (ISIT'16), Jul 2016, Barcelona, Spain. ⟨10.1109/ISIT.2016.7541410⟩. ⟨hal-02287308⟩
Accès au texte intégral et bibtex

ref_biblio: Olivier Rioul, Patrick Solé, Sylvain Guilley, Jean-Luc Danger. On the Entropy of Physically Unclonable Functions. 2016 IEEE International Symposium on Information Theory (ISIT'16), Jul 2016, Barcelona, Spain. ⟨10.1109/ISIT.2016.7541835⟩. ⟨hal-02288459⟩
Accès au texte intégral et bibtex

ref_biblio: Laurent Sauvage, Sofiane Takarabt, Youssef Souissi. Secure Silicon: Towards Virtual Prototyping. TRUDEVICE, Nov 2016, Barcelona, Spain. ⟨hal-02287467⟩
Accès au bibtex

2015

ref_biblio: Emna Amouri, Shivam Bhasin, Yves Mathieu, Tarik Graba, Jean-Luc Danger. Countering Early Propagation and Routing Imbalance of DPL. International Conference on IC Design and Technology (ICICDT), Jun 2015, Leuven, Belgium. ⟨10.1109/ICICDT.2015.7165897⟩. ⟨hal-02287122⟩
Accès au bibtex

ref_biblio: Debapriya Basu Roy, Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger, Debdeep Mukhopadhyay. From theory to practice of private circuit: A cautionary note. 33rd IEEE International Conference on Computer Design (ICCD), Oct 2015, New York, United States. ⟨10.1109/ICCD.2015.7357117⟩. ⟨hal-02412245v2⟩
Accès au texte intégral et bibtex

ref_biblio: Cyril Bottoni, Benjamin Coeffic, Jean-Marc Daveau, Gilles Gasiot, F. Abouzeid, et al.. Frequency and Voltage Effects on SER on a 65nm Sparc-V8 Microprocessor Under Radiation Test. Proceedings of IEEE International Reliability Physics Symposium (IRPS), Apr 2015, Monterrey, CA, United States. ⟨hal-02287890⟩
Accès au bibtex

ref_biblio: Cyril Bottoni, Benjamin Coeffic, Jean-Marc Daveau, Lirida Naviner, Philippe Roche. Partial Triplication of a Sparc-V8 Microprocessor Using Fault Injection. Proceedings of IEEE Latin American Symposium on Circuits and Systems (LASCAS), Feb 2015, Montevideo, Uruguay. ⟨hal-02287891⟩
Accès au bibtex

ref_biblio: Cyril Bottoni, Benjamin Coeffic, Jean-Marc Daveau, Gilles Gasiot, Lirida Naviner, et al.. A Layout-Aware Approach to Fault Injection for Improving Failure Mode Prediction. Proceedings of Workshop on Silicon Errors in Logic - System Effects (SELSE), Mar 2015, Austin, United States. ⟨hal-02288531⟩
Accès au bibtex

ref_biblio: Hao Cai, You Wang, Lirida Naviner, Weisheng Zhao. Ultra wide voltage range consideration of reliability-aware STT magnetic flip-flop in 28nm FDSOI technology. 26th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF), Oct 2015, Toulouse, France. ⟨hal-02287226⟩
Accès au bibtex

ref_biblio: Eloi De Cherisey, Annelie Heuser, Sylvain Guilley, Olivier Rioul. On the optimality of mutual information analysis for discrete leakages. 13th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2015), Jun 2015, Leuven, Belgium. ⟨hal-02300011⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Yves Mathieu, Thibault Porteboeuf. IC variability : Pros and cons for security blocks. TRUDEVICE, Mar 2015, Grenoble, France. ⟨hal-02412162⟩
Accès au bibtex

ref_biblio: Daisuke Fujimoto, Makoto Nagata, Shivam Bhasin, Jean-Luc Danger. A novel methodology for testing hardware security and trust exploiting On-Chip Power noise Measurement. ASP-DAC, Jan 2015, Tokyo, Japan. ⟨10.1109/ASPDAC.2015.7059100⟩. ⟨hal-02412244⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Annelie Heuser, Olivier Rioul. A Key to Success: Success Exponents for Side-Channel Distinguishers. 16th International Conference on Cryptology in India (IndoCrypt 2015), Dec 2015, Bangalore, India. pp.270-290, ⟨10.1007/978-3-319-26617-6_15⟩. ⟨hal-02287175⟩
Accès au texte intégral et bibtex

ref_biblio: Sylvain Guilley, Annelie Heuser, Olivier Rioul, François-Xavier Standaert. Template Attacks, Optimal Distinguishers and the Perceived Information Metric. 13th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2015), Jun 2015, Leuven, Belgium. ⟨hal-02287176⟩
Accès au bibtex

ref_biblio: Natalija Jovanovic, Elisa Vianello, Olivier Thomas, Boris Nikolic, Lirida Naviner. Design insights for reliable energy efficient OxRAM-based flip-flop in 28nm FD-SOI. Proceedings of IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Oct 2015, Sonoma Valley, CA, United States. ⟨hal-02287895⟩
Accès au bibtex

ref_biblio: Han Le Duc, D. M. Nguyen, Chadi Jabbour, Tarik Graba, Patricia Desgreys, et al.. Hardware Implementation of All Digital Calibration for Undersampling TIADCs. IEEE International Symposium on Circuits and Systems ISCAS2015, May 2015, Lisbon, Portugal. ⟨hal-02287188⟩
Accès au bibtex

ref_biblio: Lirida Naviner, Hao Cai, You Wang, Weisheng Zhao, Arwa Ben Dhia. Stochastic Computation With Spin Torque Transfer Magnetic Tunnel Junction. IEEE-NEWCAS, Jun 2015, Grenoble, France. ⟨hal-02412179⟩
Accès au bibtex

ref_biblio: Xavier Pons Masbernart, Christophe Gruet, Eric Georgeaux, Lirida Naviner. D2D Broadcast Communications for 4G PMR Networks. Proceedings of IFIF International Conference on New Technologies, Mobility and Security (NTMS), Jul 2015, Paris, France. ⟨hal-02287897⟩
Accès au bibtex

ref_biblio: Laurent Sauvage. Injection électromagnétique de fautes sur FPGA : caractérisation & contre-mesure. CRYPTO'PUCES, May 2015, Porquerolles, France. ⟨hal-02287251⟩
Accès au bibtex

ref_biblio: Laurent Sauvage. Electromagnetic Fault injection: Impact on FPGA. Journée Sécurité Numérique du GDR SoC-SiP, Jun 2015, Paris, France. ⟨hal-02287253⟩
Accès au bibtex

ref_biblio: Mariem Slimani, Arwa Ben Dhia, Lirida Naviner. A Novel Analytical Method for Defect Tolerance Assessment. European Symposium on Reliability of Electron devices, Failure physics and Analysis, Oct 2015, Toulouse, France. ⟨hal-01216726⟩
Accès au bibtex

ref_biblio: Mariem Slimani, Lirida Naviner. A Tool for Transient Fault Analysis in Combinational Circuits. IEEE International Conference on Electronics, Circuits, and Systems, Dec 2015, Caire, Egypt. ⟨hal-02287234⟩
Accès au bibtex

2014

ref_biblio: Ting An, Hao Cai, Lirida Naviner. Simulation Study of Aging in CMOS Binary Adders. MIPRO 37th International Convention/Microelectronics, Electronics and Electronic Technology, May 2014, Opatija, Croatia. ⟨hal-02288395⟩
Accès au bibtex

ref_biblio: Ting An, Kaikai Liu, Hao Cai, Lirida Naviner. Efficient Implementation for Accurate Analysis of CED Circuits Against Multiple Faults. 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Jun 2014, Lublin, Poland. ⟨hal-02286893⟩
Accès au bibtex

ref_biblio: Ting An, Kaikai Liu, Lirida Naviner. Analytical method for reliability assessment of concurrent checking circuits under multiple faults. MIPRO 37th International Convention/Microelectronics, Electronics and Electronic Technology, May 2014, Opatija, Croatia. ⟨hal-02286867⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Mariem Slimani, Lirida Naviner. Comparative Study of Defect-Tolerant Multiplexers for FPGAs. 20th IEEE International On-Line Testing Symposium (IOLTS), Jul 2014, Platja d'Aro, Spain. pp.7-12. ⟨hal-01062059⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Mariem Slimani, Lirida Naviner. A Defect-Tolerant Multiplexer Using Differential Logic for FPGAs. IEEE 21st Mixed Design of Integrated Circuits and Systems Conference (MIXDES), Jun 2014, Lublin, Poland. pp.375-380. ⟨hal-01062063⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Mariem Slimani, Lirida Naviner. Improving the Robustness of a Switch Box in a Mesh of Clusters FPGA. 15th IEEE Latin American Test Workshop (LATW), Mar 2014, Fortaleza, Brazil. pp.1-6. ⟨hal-01062066⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Tarik Graba, Jean-Luc Danger, Zakaria Najm. A Look into SIMON from a Side-channel Perspective. HOST, May 2014, Washington DC, United States. ⟨10.1109/HST.2014.6855568⟩. ⟨hal-02412115⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Nicolas Bruneau, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm. Analysis and Improvements of the DPA Contest v4 Implementation. SPACE, Oct 2014, Pune, India. ⟨10.1007/978-3-319-12060-7_14⟩. ⟨hal-02288411⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm. NICV: Normalized Inter-Class Variance for Detection of Side-Channel Leakage. EMC, May 2014, Tokyo, Japan. ⟨hal-02412040⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm. Side-channel leakage and trace compression using normalized inter-class variance.. HASP, Jun 2014, Minneapolis, United States. ⟨10.1145/2611765.2611772⟩. ⟨hal-02412117⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Jean-Luc Danger, Tarik Graba, Yves Mathieu. Physical Security Evaluation at an Early Design-Phase: A Side-Channel Aware Simulation Methodology. ES4CPS, Mar 2014, Dresden, Germany. ⟨10.1145/2559627.2559628⟩. ⟨hal-02412041⟩
Accès au bibtex

ref_biblio: Cyril Bottoni, Jean-Marc Daveau, Gilles Gasiot, Lirida Naviner, Philippe Roche. Heavy ions test result on a 65nm sparc-v8 radiation-hard microprocessor. IEEE International Reliability Physics Symposium, Jun 2014, Waikoloa, Hawai, United States. ⟨hal-02412075⟩
Accès au bibtex

ref_biblio: Nicolas Bruneau, Jean-Luc Danger, Sylvain Guilley, Annelie Heuser, Yannick Teglia. Boosting High-Order Correlation Attacks by Dimensionality Reduction. SPACE, Oct 2014, Pune, India. ⟨10.1007/978-3-319-12060-7_13⟩. ⟨hal-02286958⟩
Accès au bibtex

ref_biblio: Jérémie Brunel, Salaheddine Ouaarab, Renaud Pacalet, Guillaume Duc. SecBus, a software/hardware architecture for securing external memories. The 2nd IEEE International Conference on Mobile Cloud Computing, Services, and Engineering, IEEE MobileCloud 2014, Apr 2014, Oxford, United Kingdom. ⟨hal-02286951⟩
Accès au bibtex

ref_biblio: Hao Cai, Kaikai Liu, Lirida Naviner. Reliability-aware Delay Faults Evaluation of CMOS Flip-Flops. 21st International Conference Mixed Design of Integrated Circuits and Systems (MIXDES), Jun 2014, Lublin, Poland. ⟨hal-02412061⟩
Accès au bibtex

ref_biblio: Hao Cai, Kaikai Liu, Lirida Naviner. A Study of Statistical Variability-aware Methods. IEEE International Symposium on Radio Frequency Integration Technology (RFIT), Aug 2014, Hefei, China. ⟨hal-02286946⟩
Accès au bibtex

ref_biblio: Taoufik Chouta, Tarik Graba, Jean-Luc Danger, Julien Bringer, Maël Berthier, et al.. Side channel analysis on an embedded hardware fingerprint biometric comparator & low cost countermeasures.. HASP, Jun 2014, Minneapolis, United States. ⟨10.1145/2611765.2611771⟩. ⟨hal-02412116⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Florian Praden. Hardware-enforced Protection against Software Reverse-Engineering based on an Instruction Set Encoding. PPREW, Jan 2014, San Diego, United States. ⟨10.1145/2556464.2556469⟩. ⟨hal-02412068⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger. How to get a trusted FPGA ?. Workshop INRIA, May 2014, Rennes, France. ⟨hal-02412161⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Florent Lozac'H, Zouha Cherif. Methods to Enhance the Reliability of Key Generation from Physically Unclonable Functions. PROOFS, Sep 2014, Busan, South Korea. ⟨hal-02412476⟩
Accès au bibtex

ref_biblio: Daisuke Fujimoto, Daichi Tanaka, Noriyuki Miura, Makoto Nagata, Yu-Ichi Hayashi, et al.. Side-channel leakage on silicon substrate of CMOS cryptographic chip. HOST, May 2014, Washington DC, United States. ⟨10.1109/HST.2014.6855564⟩. ⟨hal-02412069⟩
Accès au bibtex

ref_biblio: Lubos Gaspar, Marek Repka, Houssem Maghrebi, Jean-Luc Danger, Viktor Fischer. Cryptoprocessor with Native Resistance against Side Channel and Fault Injection Attacks. Wseas, Dec 2014, Istanbul, Turkey. ⟨hal-02412163⟩
Accès au bibtex

ref_biblio: Suvadeep Hajra, Chester Rebeiro, Shivam Bhasin, Gaurav Bajaj, Sahil Sharma, et al.. DRECON: DPA Resistant Encryption by Construction. Africacrypt, May 2014, Marrakech, Morocco. ⟨10.1007/978-3-319-06734-6_25⟩. ⟨hal-02412067⟩
Accès au bibtex

ref_biblio: Saïd Hamdiaoui, Jean-Luc Danger, Giorgio Di Natale, Fethulah Smailbegovic, Gerard van Battum, et al.. Hacking and protecting IC hardware. DATE 2014 - 17th Design, Automation and Test in Europe Conference and Exhibition, Mar 2014, Dresden, Germany. ⟨10.7873/DATE.2014.112⟩. ⟨hal-02412114⟩
Accès au texte intégral et bibtex

ref_biblio: Annelie Heuser, Olivier Rioul, Sylvain Guilley. Good is not good enough: Deriving optimal distinguishers from communication theory. 16th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2014), Sep 2014, Busan, South Korea. pp.55-74, ⟨10.1007/978-3-662-44709-3_4⟩. ⟨hal-02286943⟩
Accès au texte intégral et bibtex

ref_biblio: Annelie Heuser, Olivier Rioul, Sylvain Guilley. When optimal means optimal: Finding optimal distinguishers from the mathematical theory of communication. 12th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2014), Jun 2014, Annecy, France. ⟨hal-02286940⟩
Accès au bibtex

ref_biblio: Annelie Heuser, Olivier Rioul, Sylvain Guilley. A theoretical study of Kolmogorov-Smirnov distinguishers: Side-channel analysis vs. differential cryptanalysis. Fifth International Workshop on Constructive Side-Channel Analysis and Secure Design (COSADE 2014), Apr 2014, Paris, France. pp.9-28, ⟨10.1007/978-3-319-10175-0_2⟩. ⟨hal-02286939⟩
Accès au texte intégral et bibtex

ref_biblio: Natalija Jovanovic, Olivier Thomas, Elisa Vianello, Jean-Michel Portal, Boris Nikolic, et al.. OxRAM-Based Non Volatile Flip-Flop in 28nm FDSOI. 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS), Jun 2014, Trois Rivières, Canada. ⟨10.1109/NEWCAS.2014.6934003⟩. ⟨hal-02288534⟩
Accès au texte intégral et bibtex

ref_biblio: Amir Moradi, Sylvain Guilley, Annelie Heuser. detecting hidden leakage. ACNS, Jun 2014, lausanne, Switzerland. ⟨hal-02412066⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner, Dhiraj Pradhan. A hybrid reliability assessment method and its support of sequential logic modelling. IEEE International On-line Test Symposium, Jul 2014, Platja d'Aro, Spain. ⟨hal-02412073⟩
Accès au bibtex

ref_biblio: Lirida Naviner, Kaikai Liu, Hao Cai, Jean-François Naviner. Efficient Computation of Combinational Circuits Reliability Based on Probabilistic Transfer Matrix. International Conference on IC Design and Technology (ICICDT), May 2014, Austin, United States. ⟨hal-02412060⟩
Accès au bibtex

ref_biblio: Xavier Pons Masbernart, S. Althunibat, G Kibalya, Christophe Gruet, Lirida Naviner, et al.. Battery-aware network discovery algorithm for mobile terminals within heterogeneous networks. Proceedings of IEEE International Workshop on Computer Aided Modeling and Design of Communication Links and Networks (CAMAD), Dec 2014, Athens, Greece. ⟨hal-02287896⟩
Accès au bibtex

ref_biblio: Pablo Rauzy, Sylvain Guilley. Formal Analysis of CRT-RSA Vigilant's Countermeasure Against the BellCoRe Attack: A Pledge for Formal Methods in the Field of Implementation Security. Program Protection and Reverse Engineering Workshop 2014, Jan 2014, San Diego, CA, United States. pp.Article No. 2, ⟨10.1145/2556464.2556466⟩. ⟨hal-00939473v2⟩
Accès au texte intégral et bibtex

ref_biblio: Sébastien Sarrazin, Samuel Evain, Ivan Miro Panades, Alexandre Valentian, Lirida Naviner, et al.. Flip-flop selection for in-situ slack-time monito- ring based on the activation probability of timing-critical paths.. IEEE International On-line Test Symposium, Jul 2014, Platja d'Aro, Spain. ⟨hal-02412072⟩
Accès au bibtex

ref_biblio: Alexander Schaub, Emmanuel Schneider, Alexandros Hollender, Vinicius Calasans, Laurent Jolie, et al.. Attacking suggest boxes in web applications over https using stochastic side-channel algorithms. 9th International Conference on Risks and Security of Internet and Systems (CRISIS 2014), Aug 2014, Trente, Italy. ⟨10.1007/978-3-319-17127-2_8⟩. ⟨hal-02288408⟩
Accès au texte intégral et bibtex

ref_biblio: Mariem Slimani, Arwa Ben Dhia, Lirida Naviner. Cross Logic : A New Approach for Defect-Tolerant Circuits. IEEE International Conference on IC Design and Technology (ICICDT), May 2014, Austin, United States. pp.1-4. ⟨hal-01062064⟩
Accès au bibtex

2013

ref_biblio: Ting An, Lirida Naviner, Philippe Matherat. Exploring the Impact of Transient Faults on CORDIC Processor. Journées Nationales du Réseau Doctoral en Micro-nanoélectronique (JNRDM), Jun 2013, Grenoble, France. ⟨hal-02411992⟩
Accès au bibtex

ref_biblio: Ting An, Lirida Naviner, Philippe Matherat. Evaluation of Fault-tolerant Composite Field AES S-Boxes under Multiple Transient Faults. IEEE International NEWCAS Conference, Jun 2013, Paris, France. pp.1 - 4. ⟨hal-00973720⟩
Accès au bibtex

ref_biblio: Ting An, Lirida Naviner, Philippe Matherat. A Low Cost Reliable Architecture for S-Boxes in AES Processors. IEEE Symp. Defect and Fault Tolerance (DFT), Oct 2013, New York City, U.S. Outlying Islands. pp.155-160. ⟨hal-01024892⟩
Accès au bibtex

ref_biblio: Pierre Belgarric, Shivam Bhasin, Nicolas Bruneau, Jean-Luc Danger, Nicolas Debande, et al.. Time-frequency analysis for second-order attacks. Smart Card Research and Advanced Application Conference (CARDIS 2013), Nov 2013, Berlin, Germany. pp.108-122, ⟨10.1007/978-3-319-08302-5_8⟩. ⟨hal-02299996⟩
Accès au texte intégral et bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, Philippe Matherat. Comparison of Fault-Tolerant Fabless CLBs in SRAM-based FPGAs. IEEE Latin-American Test Workshop (LATW), Apr 2013, Cordoba, Argentina. pp.1-6. ⟨hal-01062112⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, Philippe Matherat. Evaluating CLB Designs under Multiple SETs in SRAM-based FPGAs. IEEE Symp. Defect and Fault Tolerance (DFT), Oct 2013, New-York City, United States. pp.112-117. ⟨hal-01062101⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, Philippe Matherat. Nouvelle architecture de BLE tolérante aux fautes dans les FPGAs SRAM. Journées Nationales du Réseau Doctoral de Microélectronique (JNRDM), Jun 2013, Grenoble, France. ⟨hal-02288374⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia. A Defect-tolerant Cluster in a Mesh SRAM-based FPGA. International Conference on Field-Programmable Technology (ICFPT), Dec 2013, Kyoto, Japan. pp.434-437. ⟨hal-01062073⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Samuel Nascimento Pagliarini, Lirida Naviner, Habib Mehrez, Philippe Matherat. A defect-tolerant area-efficient multiplexer for basic blocks in SRAM-based FPGAs. European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF), Oct 2013, Arcachon, France. pp.1189-1193. ⟨hal-01062075⟩
Accès au bibtex

ref_biblio: Molka Ben Romdhane, Tarik Graba, Jean-Luc Danger. Stochastic model of a Metastability-based True Random Number Generator. TRUST, Jun 2013, Londres, United Kingdom. ⟨10.1007/978-3-642-38908-5_7⟩. ⟨hal-02412461⟩
Accès au bibtex

ref_biblio: Molka Ben Romdhane, Jean-Luc Danger, Tarik Graba, Yves Mathieu. Design Methodology of an ASIC TRNG based on an open-loop delay chain. NEWCAS, Jun 2013, Paris, France. ⟨10.1109/NEWCAS.2013.6573654⟩. ⟨hal-02411986⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Jean-Luc Danger, Sylvain Guilley, Zakaria Najm. A Low-Entropy First-Degree Secure Provable Masking Scheme for Resource-Constrained Devices. WESS, Sep 2013, Montreal, Canada. ⟨10.1145/2527317.2527324⟩. ⟨hal-02412039⟩
Accès au bibtex

ref_biblio: Julien Bringer, Hervé Chabanne, Alain Patey. SHADE: Secure HAmming DistancE Computation from Oblivious Transfer. WAHC : 17th International Conference on Financial Cryptology and Data Security, FC 2013, Apr 2013, Okinawa, Japan. pp.164-176. ⟨hal-00872212⟩
Accès au bibtex

ref_biblio: Hao Cai, H. Petit, J. F. Naviner. A Fast Reliability-aware Approach for Analogue Integrated Circuits based on Pareto Fronts. IEEE International NEWCAS Conference, Jun 2013, Paris, France. ⟨hal-02286777⟩
Accès au bibtex

ref_biblio: Hao Cai, H. Petit, J. F. Naviner. NBTI Effects on Clock Uncertainty and Applications in Continuous-Time Sigma-Delta Modulator. EdaWorkshop13, May 2013, Dresden, Germany. ⟨hal-02286519⟩
Accès au bibtex

ref_biblio: Yu-Ichi Hayashi, Naofumi Homma, Takaaki Mizuki, Takafumi Aoki, Hideaki Sone, et al.. Introduction to Recent Research on EM Information Leakage. Asia-Pacific Symposium on Electromagnetic Compatibility (APEMC2013), May 2013, Melbourne, Australia. pp.320-323. ⟨hal-02286818⟩
Accès au bibtex

ref_biblio: Annelie Heuser, Sylvain Guilley, Olivier Rioul. Revealing the secrets of success: Theoretical efficiency of side-channel distinguishers. 11th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2013), Jun 2013, Fréjus, France. ⟨hal-02288378⟩
Accès au bibtex

ref_biblio: Annelie Heuser, Sylvain Guilley, Olivier Rioul. Practical vs. theoretical evaluation of DPA and CPA. 3rd International Workshop on Cryptography, Robustness, and Provably Secure Schemes for Female Young Researchers (CrossFyre'13), Jun 2013, KU Leuven, Belgium. ⟨hal-02286734⟩
Accès au bibtex

ref_biblio: Kaikai Liu, Hao Cai, Ting An, Lirida Naviner, Jean-François Naviner, et al.. Reliability analysis of combinational circuits with the influences of noise and single-event transients. IEEE Symp. Defect and Fault Tolerance (DFT), Oct 2013, New York City, United States. ⟨hal-02286814⟩
Accès au bibtex

ref_biblio: Kaikai Liu, Lirida Naviner, Jean-François Naviner. A model to simulate the behaviour of probabilistic gates. Journées Nationales du Réseau Doctoral de Microélectronique, Jun 2013, Grenoble, France. ⟨hal-02286894⟩
Accès au bibtex

ref_biblio: Kaikai Liu, Ting An, Hao Cai, Lirida Naviner, Jean-François Naviner, et al.. A General Cost-effective Design Structure for Probabilistic-Based Noise-Tolerant Logic Functions in Nanometer CMOS Technology. Eurocon 2013, Jul 2013, Zagreb, Croatia. pp.1829-1836, ⟨10.1109/EUROCON.2013.6625225⟩. ⟨hal-02286855⟩
Accès au bibtex

ref_biblio: Florent Lozac'H, Molka Ben Romdhane, Tarik Graba, Jean-Luc Danger. FPGA design of an Open-Loop True Random Number Generator. 16th euromicro conference on digital system design, Sep 2013, Santander, Spain. pp.615-622, ⟨10.1109/DSD.2013.73⟩. ⟨hal-02412025⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Single Event Transient Mitigation Through Pulse Quenching: Effectiveness at Circuit Level. IEEE International Conference of Electronics, Circuits and Systems (ICECS), Dec 2013, Abu Dhabi, United Arab Emirates. ⟨hal-02412466⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Tian Ban, Lirida Naviner, Jean-François Naviner. Reliability Assessment of Combinational Logic Using First-Order-Only Fanout Reconvergence Analysis. Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2013, Columbus, OH., United States. ⟨hal-02411994⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Selective Hardening Against Multiple Faults Employing a Net-based Reliability Analysis. International New Circuits and Systems Conference (NEWCAS), Jun 2013, Paris, France. ⟨hal-02411993⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Circuit-level Hardening Against Multiple Faults: Combining Global TMR and Selective Hardening. Journées Nationales du Réseau Doctoral de Microélectronique, Jun 2013, Grenoble, France. ⟨hal-02286728⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Arwa Ben Dhia, Lirida Naviner, J. F. Naviner. SNaP: a Novel Hybrid Method for Circuit Reliability Assessment Under Multiple Faults. European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF), Oct 2013, Arcachon, France. pp.1230-1234. ⟨hal-01062078⟩
Accès au bibtex

ref_biblio: Renaud Pacalet, Gunnar Schomaker, Andreas Herrholz, Guillaume Duc, Salvatore Raho, et al.. TRESCCA - Trustworthy Embedded Systems for Secure Cloud Computing. 2013 Eighth International Conference on Availability, Reliability and Security (ARES), Sep 2013, Regensburg, Germany. pp.844-845, ⟨10.1109/ARES.2013.113⟩. ⟨hal-03576432⟩
Accès au bibtex

ref_biblio: Xavier Pons Masbernart, Raul Palacios, Christophe Gruet, Lirida Naviner, Hugo Marques, et al.. Uplink energy efficiency in LTE systems. IEEE International Workshop on Computer Aided Modeling and Design of Communication Links and Networks, Sep 2013, Berlin, Germany. ⟨hal-02412074⟩
Accès au bibtex

ref_biblio: Laurent Sauvage. Electric Probes for Fault Injection Attack. APEMC, Aug 2013, Melbourne, Australia. ⟨hal-02286766⟩
Accès au bibtex

ref_biblio: Laurent Sauvage. Limitations of Fault Injection Attack Based on Immunity to Radiated EM Field Standards. EMC Europe, Sep 2013, Brugge, Belgium. ⟨hal-02412018⟩
Accès au bibtex

2012

ref_biblio: Felipe Almeida, Fernanda Lima Kastensmidt, Samuel Nascimento Pagliarini, Luis Entrena, Almudena Lindoso, et al.. Single-Event-Induced Charge Sharing Effects in TMR with Different Levels of Granularity. European Conference on Radiation and Its Effects on Components and Systems (RADECS), Sep 2012, Biarritz, France. ⟨hal-02286461⟩
Accès au bibtex

ref_biblio: Ting An, Matteo Causo, Lirida Naviner, Philippe Matherat. Transient Fault Analysis of CORDIC Processor. IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2012, Séville, Spain. pp.757 - 760. ⟨hal-00973764⟩
Accès au bibtex

ref_biblio: Tian Ban, Lirida Naviner. Fault tolerant architectures in nanoelectronics: The progressive approach. Southern Simposium of Microelectronics, Apr 2012, Sao Miguel das Missoes, RS, Brazil. ⟨hal-02286332⟩
Accès au bibtex

ref_biblio: Tian Ban, Lirida Naviner. Signal Probability, Reliability and Error Bound of Majority Voter in TMR. IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2012, Boise, Idaho, United States. ⟨hal-02286333⟩
Accès au bibtex

ref_biblio: Guillaume Barbu, Ph. Hoogvorst, Guillaume Duc. Tampering with Java Card Exceptions – The Exception Proves the Rule. SECRYPT - International Conference on Security and Cryptography, Jul 2012, Rome, Italy. pp.55-63. ⟨hal-02288320⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, P. Matherat. Tolérance aux défauts dans les FPGAs. Journées Nationales du Réseau Doctoral de Microélectronique (JNRDM), Jun 2012, Marseille, France. ⟨hal-02411877⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, P. Matherat. Analyzing and Alleviating the Impact of Errors on an SRAM-based FPGA Cluster. IEEE International On-Line Testing Symposium (IOLTS), Jun 2012, Sitges, Spain. pp.31-36. ⟨hal-01062799⟩
Accès au bibtex

ref_biblio: Arwa Ben Dhia, Lirida Naviner, P. Matherat. A New Fault-Tolerant Architecture for CLBs in SRAM-based FPGAs. IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2012, Sevilla, Spain. pp.761-764. ⟨hal-01062116⟩
Accès au bibtex

ref_biblio: Shivam Bhasin, Sylvain Guilley, Jean-Luc Danger. From cryptography to hardware: analyzing embedded Xilinx BRAM for cryptographic applications. HASP, Dec 2012, Vancouver, Canada. ⟨10.1109/MICROW.2012.11⟩. ⟨hal-02411933⟩
Accès au bibtex

ref_biblio: Hao Cai, H. Petit, J. F. Naviner. A Statistical Method for Transistor Ageing and Process Variation Applied to Reliability Simulation. 3rd European Workshop on CMOS variability, Jun 2012, Nice – Sophia Antipolis, France. ⟨hal-02286335⟩
Accès au bibtex

ref_biblio: Claude Carlet, Jean-Luc Danger, Sylvain Guilley, Houssem Maghrebi. Leakage Squeezing of Order Two. IndoCypt, Dec 2012, Kolkata, India. ⟨10.1007/978-3-642-34931-7_8⟩. ⟨hal-02411906⟩
Accès au bibtex

ref_biblio: Matteo Causo, Ting An, Lirida Naviner. Parallel Scaling-Free and Area-Time Efficient CORDIC Algorithm. IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2012, Séville, Spain. pp.149 - 152. ⟨hal-01024891⟩
Accès au bibtex

ref_biblio: Taoufik Chouta, Jean-Luc Danger, Laurent Sauvage, Tarik Graba. A Small and High-performance Coprocessor for Fingerprint Match-On-Card. DSD, Sep 2012, Cesme/Izmir, Turkey. ⟨10.1109/DSD.2012.14⟩. ⟨hal-02286419⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger. Delay PUF Overview. GDR Soc-SIP, Nov 2012, Paris, France. ⟨hal-02286508⟩
Accès au bibtex

ref_biblio: Nicolas Debande, Youssef Souissi, Moulay Aziz Elaabid, Sylvain Guilley, Jean-Luc Danger. Wavelet Transform Based Pre-processing for Side Channel Analysis. HASP, Dec 2012, Vancouver, Canada. ⟨10.1109/MICROW.2012.15⟩. ⟨hal-02411932⟩
Accès au bibtex

ref_biblio: Gutemberg Gonçalves dos Santos Jr, Lirida Naviner, J. F. Naviner. Reliability and Hardening of FPGA Implementations face to Radiative Constraints. Journées Nationales Electronique et Rayonnements Naturels au Niveau du Sol (RADSOL), Jun 2012, Paris, France. ⟨hal-02288324⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Jean-Luc Danger, Robert Nguyen, Philippe Nguyen. System-Level Methods to Prevent Reverse-Engineering, Cloning, and Trojan Insertion. ICISTM, Mar 2012, Grenoble, France. pp.433-438, ⟨10.1007/978-3-642-29166-1_41⟩. ⟨hal-00701990v2⟩
Accès au texte intégral et bibtex

ref_biblio: Kaikai Liu, Tian Ban, Lirida Naviner, Jean-François Naviner. Reliability Analysis of a Reed-Solomon Decoder. IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), Aug 2012, Boise, Idaho, United States. ⟨hal-02411876⟩
Accès au bibtex

ref_biblio: Houssem Maghrebi, Olivier Rioul, Sylvain Guilley, Jean-Luc Danger. Comparison between Side-Channel Analysis Distinguishers. 14th International Conference on Information and Communications Security (ICICS'2012), Oct 2012, Hong Kong, China. pp.331-340, ⟨10.1007/978-3-642-34129-8_30⟩. ⟨hal-02299929⟩
Accès au texte intégral et bibtex

ref_biblio: Houssem Maghrebi, Sylvain Guilley, Olivier Rioul, Jean-Luc Danger. Some results about the distinction of side-channel distinguishers based on distributions. 10th International Workshop on Cryptographic Architectures Embedded in Reconfigurable Devices (CryptArchi 2012), Jun 2012, Saint-Etienne, France. ⟨hal-02286359⟩
Accès au bibtex

ref_biblio: Houssem Maghrebi, Emmanuel Prouff, Sylvain Guilley, Jean-Luc Danger. Register Leakage Masking Using Gray Code. HOST, Jun 2012, San Francisco, United States. ⟨10.1109/HST.2012.6224316⟩. ⟨hal-02411870⟩
Accès au bibtex

ref_biblio: Houssem Maghrebi, Emmanuel Prouff, Sylvain Guilley, Jean-Luc Danger. A First-Order Leak-Free Masking Countermeasure. CT-RSA, Feb 2012, San Francisco, CA, United States. pp.156-170, ⟨10.1007/978-3-642-27954-6_10⟩. ⟨hal-02288316⟩
Accès au bibtex

ref_biblio: Houssem Maghrebi, Sylvain Guilley, Claude Carlet, Jean-Luc Danger. Optimal First-Order Masking with Linear and Non-Linear Bijections. AfricaCrypt, Jul 2012, Ifrane, Morocco. ⟨10.1007/978-3-642-31410-0_22⟩. ⟨hal-02411869⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Denis Teixeira Franco, Lirida Naviner, Jean-François Naviner. Reliability estimation methods : Tradeoffs between complexity and accuracy. Southern Simposium of Microelectronics, Apr 2012, Sao Miguel das Missoes, RS, Brazil. ⟨hal-02288322⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Gutemberg Gonçalves dos Santos Jr, Lirida Naviner, Jean-François Naviner. Exploring the Feasibility of Selective Hardening for Combinational Logic. European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF), Oct 2012, Cagliari, Italy. ⟨hal-02288323⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Selective Hardening Concerning Single and Multiple Faults. Journées Nationales du Réseau Doctoral de Microélectronique (JNRDM), Jun 2012, Marseille, France. ⟨hal-02286334⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Towards the Mitigation of Multiple Faults Induced by Single Event Effects: Combining Global TMR and Selective Hardening. European Conference on Radiation and Its Effects on Components and Systems (RADECS), Sep 2012, Biarritz, France. ⟨hal-02286459⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Selective Hardening Methodology Concerning Multiple Faults. IEEE Nuclear and Space Radiation Effects Conference, Jul 2012, Miami, Florida, United States. ⟨hal-02411864⟩
Accès au bibtex

ref_biblio: Samuel Nascimento Pagliarini, Lirida Naviner, Jean-François Naviner. Selective Hardening Methodology for Combinational Logic. IEEE Latin-American Test Workshop (LATW), Apr 2012, Quito, Ecuador. pp.6. ⟨hal-00695808⟩
Accès au texte intégral et bibtex

ref_biblio: Samuel Nascimento Pagliarini, Arwa Ben Dhia, Lirida Naviner, J. F. Naviner. Automatic Selective Hardening Against Soft Errors: a Cost-based and Regularity-aware Approach. IEEE International Conference on Electronics, Circuits, and Systems (ICECS), Dec 2012, Sevilla, Spain. pp.753-756. ⟨hal-01062119⟩
Accès au bibtex

ref_biblio: Lirida Naviner. Designing Digital Reliable Processors in Nanotechnologies. NanoTechItaly, Nov 2012, Venice, Italy. ⟨hal-02411921⟩
Accès au bibtex

ref_biblio: Xavier Pons Masbernart, Christophe Gruet, Frédéric Fraysse, Serge Contal, Lirida Naviner. Green Solutions for Future LTE PMR Networks. IEEE International Workshop on Computer Aided Modeling and Design of Communication Links and Networks (CAMAD), Sep 2012, Barcelona, Spain. ⟨hal-02411920⟩
Accès au bibtex

ref_biblio: Laurent Sauvage, Sylvain Guilley, Jean-Luc Danger, Naofumi Homma, Yu-Ichi Hayashi. A Fault Model for Conducted Intentional ElectroMagnetic Interferences. EMC, Aug 2012, Pittsburgh, United States. pp.788-793, ⟨10.1109/ISEMC.2012.6351664⟩. ⟨hal-02411875⟩
Accès au bibtex

ref_biblio: Briais Sébastien, Sylvain Guilley, Jean-Luc Danger. A formal study of two physical countermeasures against side channel attacks. PROOFS, Sep 2012, Leuven, Belgium. ⟨10.1007/s13389-013-0054-6⟩. ⟨hal-02286504⟩
Accès au bibtex

ref_biblio: Haruki Shimada, Yu-Ichi Hayashi, Naofumi Homma, Takaaki Mizuki, Takafumi Aoki, et al.. Efficient mapping of EM radiation associated with information leakage for cryptographic devices. EMC, Aug 2012, Pittsburgh, United States. pp.794-799, ⟨10.1109/ISEMC.2012.6351663⟩. ⟨hal-02288342⟩
Accès au bibtex

ref_biblio: Youssef Souissi, Shivam Bhasin, Maxime Nassar, Sylvain Guilley, Jean-Luc Danger. Towards Different Flavors of Combined Side Channel Attacks. CT-RSA, Feb 2012, San Francisco, United States. pp.245-259, ⟨10.1007/978-3-642-27954-6_16⟩. ⟨hal-02288312⟩
Accès au bibtex

2011

ref_biblio: Nicolas Debande, Youssef Souissi, Thanh-Ha Le, Sylvain Guilley, Jean-Luc Danger. A Multiresolution Time-Frequency Analysis Based Side Channel Attacks. WIFS Poster Session, Nov 2011, Iguacu Falls, Brazil. ⟨hal-02411850⟩
Accès au bibtex

ref_biblio: Samuel Tardieu, Alexis Polti. D'élève à collègue en 10 semaines (ou d'enseignant à collègue en 10 semaines). Questions de pédagogie dans l'enseignement supérieur, Jun 2011, Angers, France. ⟨10.13140/2.1.3803.0085⟩. ⟨hal-04261268⟩
Accès au texte intégral et bibtex

2010

ref_biblio: Sumanta Chaudhuri, Weisheng Zhao, Jacques-Olivier Klein, Claude Chappert, Pascale Mazoyer. Design of embedded MRAM macros for memory-in-logic applications. GLSVLSI '10: Great Lakes Symposium on VLSI 2010, May 2010, Providence Rhode Island USA, United States. pp.155-158, ⟨10.1145/1785481.1785519⟩. ⟨hal-04516462⟩
Accès au bibtex

ref_biblio: Sumanta Chaudhuri, Weisheng Zhao, Jacques-Oliver Klein, Claude Chappert, Pascale Mazoyer. High Density Asynchronous LUT Based on Non-volatile MRAM Technology. 2010 International Conference on Field Programmable Logic and Applications (FPL), Aug 2010, Milan, Italy. pp.374-379, ⟨10.1109/FPL.2010.80⟩. ⟨hal-04516472⟩
Accès au bibtex

ref_biblio: Stéphane Mancini, Lionel Pierrefeu, Zahir Larabi, Yves Mathieu. Calibrating a predictive cache emulator for SoC design. NASA/ESA Conference on Adaptive Hardware and Systems (AHS), Jun 2010, Anaheim, Californie, United States. pp.273-280, ⟨10.1109/AHS.2010.5546246⟩. ⟨hal-02278686⟩
Accès au bibtex

2009

ref_biblio: Sumanta Chaudhuri. Diagonal tracks in FPGAs. FPGA '09: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2009, Monterey California USA, France. pp.245-248, ⟨10.1145/1508128.1508167⟩. ⟨hal-04516452⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Sumanta Chaudhuri, Laurent Sauvage, Jean-Luc Danger, Taha Beyrouthy, et al.. Updates on the Potential of Clock-Less Logics to Strengthen Cryptographic Circuits against Side-Channel Attacks. IEEE International Conference on Electronics and Systems (ICECS'09), Dec 2009, Hammamet, Tunisia. pp.351 - 354, ⟨10.1109/ICECS.2009.5411008⟩. ⟨hal-00472064⟩
Accès au bibtex

2008

ref_biblio: Sumanta Chaudhuri, Sylvain Guilley, Florent Flament, Philippe Hoogvorst, Jean-Luc Danger. An 8x8 run-time reconfigurable FPGA embedded in a SoC. DAC '08: The 45th Annual Design Automation Conference 2008, Jun 2008, Anaheim California, United States. pp.120-125, ⟨10.1145/1391469.1391500⟩. ⟨hal-04510633⟩
Accès au bibtex

ref_biblio: Sumanta Chaudhuri, Jean-Luc Danger, Philippe Hoogvorst, Sylvain Guilley. Efficient tiling patterns for reconfigurable gate arrays. FPGA08: ACM/SIGDA International Symposium on Field Programmable Gate Arrays, Feb 2008, Monterey California USA, United States. pp.257-257, ⟨10.1145/1344671.1344709⟩. ⟨hal-04510628⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Sumanta Chaudhuri, Laurent Sauvage, Tarik Graba, Jean-Luc Danger, et al.. Place-and-route impact on the security of DPL designs in FPGAs. 2008 IEEE International Workshop on Hardware-Oriented Security and Trust (HOST), Jun 2008, Anaheim, United States. pp.26-32, ⟨10.1109/HST.2008.4559042⟩. ⟨hal-04510621⟩
Accès au bibtex

2007

ref_biblio: Taha Beyrouthy, Alin Razafindraibe, Laurent Fesquet, Marc Renaudin, Sumanta Chaudhuri, et al.. A Novel Asynchronous e-FPGA Architecture for Security Applications. ICFPT 2007 - IEEE International Conference on Field-Programmable Technology, Dec 2007, Kitakyusyu, Japan. pp.369-372, ⟨10.1109/FPT.2007.4439288⟩. ⟨hal-04510604⟩
Accès au texte intégral et bibtex

ref_biblio: Sumanta Chaudhuri, Jean-Luc Danger, Sylvain Guilley. Efficient Modeling and Floorplanning of Embedded-FPGA Fabric. 2007 International Conference on Field Programmable Logic and Applications, Aug 2007, Amsterdam, Netherlands. pp.665-669, ⟨10.1109/FPL.2007.4380741⟩. ⟨hal-04510607⟩
Accès au bibtex

2006

ref_biblio: Sumanta Chaudhuri, Jean-Luc Danger, Sylvain Guilley, Philippe Hoogvorst. FASE: An Open Run-Time Reconfigurable FPGA Architecture for Tamper-Resistant and Secure Embedded Systems. 2006 IEEE International Conference on Reconfigurable Computing and FPGA's, Sep 2006, San Luis Potosi, France. pp.1-9, ⟨10.1109/RECONF.2006.307752⟩. ⟨hal-04510600⟩
Accès au bibtex

2003

ref_biblio: Elizabeth Colin, L. Naviner. On baseband considerations for multistandard RF receivers. 2003 10th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2003), Dec 2003, Sharjah, United Arab Emirates. pp.691-694 Vol.2, ⟨10.1109/ICECS.2003.1301879⟩. ⟨hal-04500340⟩
Accès au bibtex

ref_biblio: L.A. de B. Naviner, J.-F. Naviner, Elizabeth Colin. Decimation filter cascade for channel selection in multistandard receivers. 2003 46th Midwest Symposium on Circuits and Systems, Dec 2003, Cairo, Egypt. pp.245-248, ⟨10.1109/MWSCAS.2003.1562264⟩. ⟨hal-04500342⟩
Accès au bibtex

2001

ref_biblio: Elizabeth Colin, P. Loumeau, L. Naviner, J.-F. Naviner. Antialiasing filtering influences on ADC specifications for radio receivers. ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems, Sep 2001, Malta, Malta. pp.1469-1472, ⟨10.1109/ICECS.2001.957492⟩. ⟨hal-04500352⟩
Accès au bibtex

ref_biblio: Elizabeth Colin, L. Naviner, P. Loumeau, J.-F. Naviner. Trade-off between antialiasing filter and analog-to-digital converters specifications in homodyne radio frequency receivers. IEEE 54th Vehicular Technology Conference. VTC Fall 2001. Proceedings, Oct 2001, Atlantic City, United States. pp.2351-2354, ⟨10.1109/VTC.2001.957169⟩. ⟨hal-04500348⟩
Accès au bibtex

Book sections

2021

ref_biblio: Jean-Luc Danger, Trevor Kroeger, Wei Cheng, Sylvain Guilley, Naghmeh Karimi. Enhancing the Resiliency of Multi-bit Parallel Arbiter-PUF and Its Derivatives Against Power Attacks. Constructive Side-Channel Analysis and Secure Design, 12910, Springer International Publishing, pp.303-321, 2021, Lecture Notes in Computer Science, ⟨10.1007/978-3-030-89915-8_14⟩. ⟨hal-03433854⟩
Accès au bibtex

ref_biblio: Meziane Hamoudi, Amina Bel Korchi, Sylvain Guilley, Sofiane Takarabt, Khaled Karray, et al.. Side-channel Analysis of CRYSTALS-Kyber and A Novel Low-Cost Countermeasure. Security and Privacy, 1497, Springer International Publishing, pp.30-46, 2021, Communications in Computer and Information Science, ⟨10.1007/978-3-030-90553-8_3⟩. ⟨hal-03925867⟩
Accès au texte intégral et bibtex

ref_biblio: Ritu-Ranjan Shrivastwa, Sylvain Guilley, Jean-Luc Danger. Multi-source Fault Injection Detection Using Machine Learning and Sensor Fusion. Security and Privacy, 1497, Springer International Publishing, pp.93-107, 2021, Communications in Computer and Information Science, ⟨10.1007/978-3-030-90553-8_7⟩. ⟨hal-03433855⟩
Accès au texte intégral et bibtex

ref_biblio: Sofiane Takarabt, Sylvain Guilley, Youssef Souissi, Laurent Sauvage, Yves Mathieu. Post-layout Security Evaluation Methodology Against Probing Attacks. Nguyen-Son Vo; Van-Phuc Hoang; Quoc-Tuan Vien. Industrial Networks and Intelligent Systems. 7th EAI International Conference, INISCOM 2021, Hanoi, Vietnam, April 22-23, 2021, Proceedings, 379, Springer International Publishing, pp.465-482, 2021, Lecture Notes of the Institute for Computer Sciences, Social Informatics and Telecommunications Engineering, 978-3-030-77423-3. ⟨10.1007/978-3-030-77424-0_37⟩. ⟨hal-03365004⟩
Accès au texte intégral et bibtex

ref_biblio: Lars Tebelmann, Ulrich Kühne, Jean-Luc Danger, Michael Pehl. Analysis and Protection of the Two-Metric Helper Data Scheme. Constructive Side-Channel Analysis and Secure Design, 12910, Springer International Publishing, pp.279-302, 2021, Lecture Notes in Computer Science, ⟨10.1007/978-3-030-89915-8_13⟩. ⟨hal-03419399⟩
Accès au texte intégral et bibtex

ref_biblio: Lars Tebelmann, Jean-Luc Danger, Michael Pehl. Self-secured PUF: Protecting the Loop PUF by Masking. Proceedings of COSADE workshop, pp.293-314, 2021, ⟨10.1007/978-3-030-68773-1_14⟩. ⟨hal-03138858⟩
Accès au texte intégral et bibtex

2019

ref_biblio: Nicolas Bruneau, Jean-Luc Danger, Adrien Facon, Sylvain Guilley, Soshi Hamaguchi, et al.. Development of the Unified Security Requirements of PUFs During the Standardization Process. Innovative Security Solutions for Information Technology and Communications. 11th International Conference, SecITC 2018, Bucharest, Romania, November 8–9, 2018, Revised Selected Papers, LNCS (11359), Springer, pp.314-330, 2019, 978-3-030-12942-2. ⟨10.1007/978-3-030-12942-2_24⟩. ⟨hal-02265318⟩
Accès au texte intégral et bibtex

ref_biblio: Sihem Mesnager, Claude Carlet, Sylvain Guilley. Direct Sum Masking as a Countermeasure to Side-Channel and Fault Injection Attacks. Security and Privacy in the Internet of Things, 2019. ⟨hal-03025857⟩
Accès au bibtex

ref_biblio: Sihem Mesnager, Claude Carlet, Sylvain Guilley, Cem Guneri, Ferruh Özbudak. Construction of Efficient Codes for High-Order Direct Sum Masking. Security and Privacy in the Internet of Things: Challenges and Solutions, 27, IOS Press, pp.108-128, 2019, Ambient Intelligence and Smart Environments Series, 978-1-64368-052-1 (print) | 978-1-64368-053-8 (online). ⟨hal-03025841⟩
Accès au bibtex

2018

ref_biblio: Jean-Luc Danger, Khaled Karray, Sylvain Guilley, M. Abdelaziz Elaabid. Attack Tree Construction and Its Application to the Connected Vehicle. Cyber-Physical Systems Security, Springer International Publishing, pp.175-190, 2018, ⟨10.1007/978-3-319-98935-8_9⟩. ⟨hal-03433714⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Sylvain Guilley, Annelie Heuser, Axel Legay, Tang Ming. Physical Security Versus Masking Schemes. Cyber-Physical Systems Security, Springer International Publishing, pp.269-284, 2018, ⟨10.1007/978-3-319-98935-8_13⟩. ⟨hal-03433713⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Khaled Karray, Sylvain Guilley, M. Abdelaziz Elaabid. Identifier Randomization: An Efficient Protection Against CAN-Bus Attacks. Cyber-Physical Systems Security, Springer International Publishing, pp.219-254, 2018, ⟨10.1007/978-3-319-98935-8_11⟩. ⟨hal-03433710⟩
Accès au bibtex

2015

ref_biblio: Zouha Cherif, Jean-Luc Danger, Florent Lozac'H, Philippe Nguyen. Physically Unclonable Function: Principle, Design and Characterization of the Loop PUF. Trusted Computing for Embedded Systems, SPRINGER, pp.115-133, 2015, ⟨10.1007/978-3-319-09420-5_6⟩. ⟨hal-02287062⟩
Accès au bibtex

ref_biblio: Annelie Heuser, Olivier Rioul, Sylvain Guilley, Jean-Luc Danger. Information theoretic comparison of side-channel distinguishers: Inter-class distance, confusion, and success. Bernard Candaele; Dimitrios Soudris; Iraklis Anagnostopoulos. Trusted Computing for European Embedded Systems, Springer, pp.187-225, 2015, 978-3-319-09419-9. ⟨10.1007/978-3-319-09420-5_10⟩. ⟨hal-02286944⟩
Accès au texte intégral et bibtex

ref_biblio: Xavier Pons Masbernart, Eric Georgeaux, Christophe Gruet, François Montaigne, Lirida Naviner. From DMO to D2D. Wireless Public Safety Networks: Overview and Challenges, ISTE Press & Elsivier, pp.9-126, 2015. ⟨hal-02287836⟩
Accès au bibtex

2014

ref_biblio: P. Maris Ferreira, Hao Cai, Lirida Naviner. Reliability Aware AMS/RF Performance Optimization. Performance Optimization Techniques in Analog, Mixed-Signal, and Radio-Frequency Circuit Design, IGI Global, 2014. ⟨hal-02286875⟩
Accès au bibtex

2013

ref_biblio: J. Le Feuvre, Yves Mathieu. 23 : Graphics Composition for Multiview Displays. Emerging Technologies for 3D Video, Wiley, 2013, ⟨10.1002/9781118583593⟩. ⟨hal-02286558⟩
Accès au bibtex

2012

ref_biblio: Sylvain Guilley, Jean-Luc Danger. 17 : Global Fault on Cryptographic Circuits. Fault Analysis in Cryptography, Springer, pp.295-312, 2012. ⟨hal-02286401⟩
Accès au bibtex

2008

ref_biblio: Anthony Kolar, Olivier Romain, Tarik Graba, Thomas Ea, Bertrand Granado. Stereo Vision. http://intechweb.org/. Stereo Vision, 9 - The Integrated Active Stereoscopic Vision Theory, Integration and Application, I-tech, pp.131 - 152, 2008. ⟨hal-01534448⟩
Accès au bibtex

Habilitation à diriger des recherches

2012

ref_biblio: Sylvain Guilley. Protection des Accélérateurs Matériels de Cryptographie Symétrique. Cryptographie et sécurité [cs.CR]. Université Paris-Diderot - Paris VII, 2012. ⟨tel-00815544⟩
Accès au texte intégral et bibtex

Books

2015

ref_biblio: P. Matherat. Doublures & redoublements. Éditions Tsémah, 72 p., 2015. ⟨hal-02287137⟩
Accès au bibtex

Patents

2022

ref_biblio: Jean-Luc Danger, Hervé Chabanne, Linda Guiga. Process for processing data by an artificial neural network with grouped executions of individual operations to avoid side-channel attacks, and corresponding system. France, Patent n° : 17519686. 2022. ⟨hal-04261074⟩
Accès au bibtex

2020

ref_biblio: Olivier Rioul, Sylvain Guilley. SECRET KEY ESTIMATION METHODS AND DEVICES. France, Patent n° : US2020/0313845 A1. 2020. ⟨hal-03326381⟩
Accès au bibtex

2017

ref_biblio: Sylvain Guilley, Annelie Heuser, Olivier Rioul. METHODS FOR RECOVERING SECRET DATA OF A CRYPTOGRAPHIC DEVICE AND FOR EVALUATING THE SECURITY OF SUCH A DEVICE. United States, Patent n° : US Patent 2017/0270307 A1. 2017. ⟨hal-03326375⟩
Accès au bibtex

ref_biblio: Olivier Rioul, Sylvain Guilley. SECRET KEY ESTIMATION METHODS AND DEVICES. France, Patent n° : PCT/EP2017/057295. 2017. ⟨hal-03326378⟩
Accès au bibtex

2016

ref_biblio: Olivier Rioul, Sylvain Guilley. SECRET KEY ESTIMATION METHODS AND DEVICES. France, Patent n° : France N° 16305386.1. 2016. ⟨hal-03326377⟩
Accès au bibtex

2015

ref_biblio: Makoto Nagata, Daisuke Fujimoto, Jean-Luc Danger, Shivam Bhasin. ON-CHIP MONITOR CIRCUIT AND SEMICONDUCTOR CHIP. Japan, Patent n° : JP20150004346 20150113. MN:OCM. 2015. ⟨hal-02412551⟩
Accès au bibtex

ref_biblio: Olivier Rioul, Sylvain Guilley. METHODS AND DEVICES FOR ESTIMATING SECRET VALUES. France, Patent n° : Europe N° 15306992.7. 2015. ⟨hal-03326376⟩
Accès au bibtex

2014

ref_biblio: Christophe Gruet, Eric Georgeaux, Hugo Gromat, Xavier Pons Masbernart, Lirida Naviner. Procédé permettant d'établir une stratégie d'économie d'énergie de batterie de terminaux mobiles. France, N° de brevet: WO Patent App. PCT/EP2013/003,489. XP:Patent-14. 2014. ⟨hal-02412539⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Annelie Heuser, Olivier Rioul. METHODS FOR RECOVERING SECRET DATA OF A CRYPTOGRAPHIC DEVICE AND FOR EVALUATING THE SECURITY OF SUCH A DEVICE. France, Patent n° : PCT/IB2014/003248. 2014. ⟨hal-03326373⟩
Accès au bibtex

2012

ref_biblio: Jean-Luc Danger, Guillaume Duc, Marc Gatti, Didier Regis, Sébastien Thomas. PROCEDE DE CONTROLE DU FONCTIONNEMENT D'UN COMPOSANT ELECTRONIQUE, DISPOSITIF ELECTRONIQUE ET CALCULATEUR ELECTRONIQUE EMBARQUES CORRESPONDANTS. France, N° de brevet: FR20110001307 20110427. JLD:TEST-SCA. 2012. ⟨hal-02412522⟩
Accès au bibtex

ref_biblio: Jean-Luc Danger, Guillaume Duc, Marc Gatti, Damien Jugié, Didier Regis, et al.. PROCEDE DE CONTROLE PREDICTIF DU FONCTIONNEMENT D'UN EQUIPEMENT ELECTRONIQUE, EQUIPEMENT ELECTRONIQUE ET DISPOSITIF DE CONTROLE. France, N° de brevet: FR20110000233 20110126. JLD:PAT-TEST-12. 2012. ⟨hal-02412521⟩
Accès au bibtex

ref_biblio: Gutemberg Gonçalves dos Santos Jr, Lirida Naviner, Bastien Cousin, Gilles Deleuze, Laurent Crétinon. Procédé de Durcissement Logique par Partitionnement d'un Circuit Electronique. France, N° de brevet: 1261439. GG:BREVET-12. 2012, pp.21. ⟨hal-02412523⟩
Accès au bibtex

ref_biblio: Kaikai Liu, Lirida Naviner, Jean-François Naviner. Structure d'Atténuation de Bruit d'une Fonction Logique Combinatoire. France, N° de brevet: 1262053. KL:BREVET-12. 2012. ⟨hal-02412524⟩
Accès au bibtex

2011

ref_biblio: Sébastien Briais, Jean-Luc Danger, Thibault Porteboeuf, Sylvain Guilley, Philippe Nguyen. Electronic component i.e. smart card, for use in secure module, has input/output interface, and filtering and partitioning module interacting with interface to control access to one peripheral of set of peripherals. France, Patent n° : FR20110062508. JLD:firewall. 2011. ⟨hal-02412549⟩
Accès au bibtex

ref_biblio: Sylvain Guilley, Jean-Luc Danger. Method for securing result of cryptographic calculations against attack by injection of faults in chip card in electronic component, involves providing discretionary value processed by processing unit for one of output values of blocks. France, Patent n° : FR20110062509. JLD:resilience. 2011. ⟨hal-02412550⟩
Accès au bibtex

Poster communications

2024

ref_biblio: Muhammad Awais, Maria Mushtaq, Lirida Naviner, Florent Bruguier, Jawad Haj, et al.. Decoding Attack Behaviors by Analyzing Patterns in Instruction-Based Attacks using Gem5. ACACES 2024 Poster Abstracts, Jul 2024, Fiuggi, Italy. ⟨hal-04709017⟩
Accès au bibtex

2023

ref_biblio: Julien Béguinot, Olivier Rioul, Sylvain Guilley, Wei Cheng, Yi Liu. Side-Channel Security. How Much Are You Secure? Mrs. Gerber’s Lemma and Majorization. Colloque de l'Institut Mines-Télécom, Risques & Cyber : Sécurité et Résilience, Apr 2023, Palaiseau, France. 2023. ⟨hal-04136984⟩
Accès au bibtex

2022

ref_biblio: Loïc France, Florent Bruguier, Maria Mushtaq, David Novo, Pascal Benoit. Modeling Rowhammer in the gem5 simulator. CHES 2022 - Conference on Cryptographic Hardware and Embedded Systems, Sep 2022, Leuven, Belgium. . ⟨lirmm-03817275⟩
Accès au texte intégral et bibtex

2020

ref_biblio: Alexander Schaub, Olivier Rioul, Sylvain Guilley, Jean-Luc Danger, Joseph J Boutros. Rényi Entropy Estimation for Secure Silicon Fingerprints. IEEE Information Theory and Applications Workshop (ITA 2020), Feb 2020, Sans Diego, United States. , 2020. ⟨hal-02950211⟩
Accès au texte intégral et bibtex

2019

ref_biblio: Wei Cheng, Olivier Rioul, Sylvain Guilley. Guessing a secret cryptographic key from side-channel leakages. 2019 IEEE European School of Information Theory (ESIT'19), Apr 2019, Sophia Antipolis, France. 2019. ⟨hal-02300782⟩
Accès au texte intégral et bibtex

2016

ref_biblio: Nicolas Bruneau, Sylvain Guilley, Annelie Heuser, Marion Damien, Olivier Rioul. Optimal attacks for multivariate and multi-model side-channel leakages. 18th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2016), Aug 2016, Santa Barbara, United States. Cryptographic Hardware and Embedded Systems – CHES 2016, 2016. ⟨hal-02300058⟩
Accès au texte intégral et bibtex

2014

ref_biblio: François Bailly, Sylvain Guilley, Annelie Heuser, Olivier Rioul. On optimality of MIA for unknown leakage models and related new practical results. Lejla Batina; Matthew Robshaw. 16th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2014), Sep 2014, Busan, South Korea. Springer, Lecture Notes in Computer Science, 8731, 2014, Cryptographic Hardware and Embedded Systems – CHES 2014 16th International Workshop, Busan, South Korea, September 23-26, 2014. Proceedings. ⟨hal-02300004⟩
Accès au texte intégral et bibtex

ref_biblio: Sylvain Guilley, Annelie Heuser, Martial Ren, Olivier Rioul, Simon Sellem. Success rate exponents for side-channel attacks. 16th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2014), Sep 2014, Busan, South Korea. ⟨hal-02300002⟩
Accès au texte intégral et bibtex

ref_biblio: Annelie Heuser, Sylvain Guilley, Olivier Rioul. Maximizing the success of a side-channel attack. 3e colloque de l'Institut Mines-Télécom, Numérique: Grande échelle et complexité (Sécurité, sûreté, risques), Mar 2014, Paris, France. 2014. ⟨hal-02299999⟩
Accès au texte intégral et bibtex

2013

ref_biblio: Annelie Heuser, Sylvain Guilley, Olivier Rioul. Side-channel attacks. European Google Doctoral Fellowship Forum, Sep 2013, Zurich, Switzerland. 2013. ⟨hal-02299991⟩
Accès au texte intégral et bibtex

ref_biblio: Annelie Heuser, Sylvain Guilley, Olivier Rioul. Success metric: An all-in-one criterion for comparing side-channel distinguishers. Guido Bertoni; Jean-Sébastien Coron. 15th Workshop on Cryptographic Hardware and Embedded Systems (CHES 2013), Aug 2013, Santa Barbara, CA, United States. Springer, Lecture Notes in Computer Science, 8086, Cryptographic Hardware and Embedded Systems - CHES 2013 15th International Workshop, Santa Barbara, CA, USA, August 20-23, 2013. Proceedings. ⟨hal-02299990⟩
Accès au texte intégral et bibtex

2008

ref_biblio: Sumanta Chaudhuri, Sylvain Guilley, Philippe Hoogvorst, Jean-Luc Danger. Efficient tiling patterns for reconfigurable gate arrays. SLIP08: International Workshop on System Level Interconnect Prediction, Apr 2008, Newcastle United Kingdom, United Kingdom. ACM, pp.11-18, 2008, ⟨10.1145/1353610.1353613⟩. ⟨hal-04510620⟩
Accès au bibtex

Proceedings

2021

ref_biblio: Yaoru Hou, We Ge, Yanan Guo, Lirida Naviner, You Wang, et al.. Cryogenic In-MRAM Computing. 2021 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH), IEEE, pp.1-6, 2021, ⟨10.1109/NANOARCH53687.2021.9642238⟩. ⟨hal-04420929⟩
Accès au bibtex

2018

ref_biblio: Claude Carlet, Sylvain Guilley. Statistical properties of side-channel and fault injection attacks using coding theory. Cryptography and Communications - Discrete Structures, Boolean Functions and Sequences , 10 (5), pp.909-933, 2018, ⟨10.1007/s12095-017-0271-4⟩. ⟨hal-03966902⟩
Accès au bibtex

Reports

2014

ref_biblio: Laurent Sauvage. Description des nouvelles attaques et de leurs caractéristiques en termes d'efficacité et de modèles de fautes. [Contrat] 2KCPV1206, Télécom ParisTech. 2014. ⟨hal-02286963⟩
Accès au bibtex

Theses

2022

ref_biblio: Linda Guiga. Software protections for artificial neural networks. Cryptography and Security [cs.CR]. Institut Polytechnique de Paris, 2022. English. ⟨NNT : 2022IPPAT024⟩. ⟨tel-03715693⟩
Accès au texte intégral et bibtex

Preprints, Working Papers, ...

2024

ref_biblio: Philippe Hoogvorst, Sylvain Guilley, Sumanta Chaudhuri, Jean-Luc Danger, Taha Beyrouthy, et al.. A Reconfigurable Programmable Logic Block for a Multi-Style Asynchronous FPGA resistant to Side-Channel Attacks. 2024. ⟨hal-04510614⟩
Accès au bibtex

2023

ref_biblio: Alberto Ibarrondo, Hervé Chabanne, Vincent Despiegel, Melek Önen. Grote: Group Testing for Privacy-Preserving Face Identification. 2023. ⟨hal-04000209⟩
Accès au texte intégral et bibtex

2019

ref_biblio: Sumanta Chaudhuri, Tarik Graba, Yves Mathieu. Multi-Valued Routing Tracks for FPGAs in 28nm FDSOI Technology. 2019. ⟨hal-02287527⟩
Accès au bibtex